Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM6441 Datasheet(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM6441
Description  Digital Media System-on-Chip
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM6441 Datasheet(HTML) 8 Page - Texas Instruments

Back Button TMS320DM6441 Datasheet HTML 4Page - Texas Instruments TMS320DM6441 Datasheet HTML 5Page - Texas Instruments TMS320DM6441 Datasheet HTML 6Page - Texas Instruments TMS320DM6441 Datasheet HTML 7Page - Texas Instruments TMS320DM6441 Datasheet HTML 8Page - Texas Instruments TMS320DM6441 Datasheet HTML 9Page - Texas Instruments TMS320DM6441 Datasheet HTML 10Page - Texas Instruments TMS320DM6441 Datasheet HTML 11Page - Texas Instruments TMS320DM6441 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 232 page
background image
TMS320DM6441
Digital Media System-on-Chip
SPRS359D – SEPTEMBER 2006 – REVISED MARCH 2008
www.ti.com
Table 2-1. TMS320DM6441 Revision History (continued)
SEE
ADDITIONS/MODIFICATIONS/DELETIONS
Section 7.13.2.3
(1), Switching Characteristics Over Recommended Operating Conditions for VPBE Control and Data Output With
VPBE Electrical
Respect to PCLK and VPBECLK:
Data/Timing
•
Split the MIN/MAX values for 1.05 V and 1.2 V
•
Updated/changed the 1.05 V MAX values of NO. 11, 13, 29, and 31 from "13.3" to "16" ns
Table 7-63, Switching Characteristics Over Recommended Operating Conditions for VPBE Control and Data
Output With Respect to VCLK:
•
Split the MIN/MAX values for 1.05 V and 1.2 V
•
Added MODE column
•
Updated/changed the following Parameters:
–
Parameter NO. 23 td(VCLK-VCTLV), split into VCLK positive/negative; regardless of MODE
–
Parameter NO. 24 td(VCLKL-VCTLIV), split into VCLK positive/negative; regardless of MODE
–
Parameter NO. 25 td(VCLK-VDATAV), split into VCLK positive/negative; regardless of MODE
–
Parameter NO. 26 td(VCLKL-VDATAIV), split into VCLK positive/negative; separated by MODE: RGB or YCC
•
Added associated MODE footnote
Section 7.13.2.4
Updated/changedFigure 7-54, Typical Output Circuit for NTSC/PAL Video From DACs
DAC Electrical
Data/Timing
(was Subsection 7.25)
Deleted the "Video Processing Sub-System (VPSS) Overview" subsection (was Subsection 7.25)
Video Processing
Sub-System (VPSS)
Overview
(1)
PCLK may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the rising
edge of PCLK is referenced. When in negative edge clocking mode, the falling edge of PCLK is referenced.
Revision History
8
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com