Electronic Components Datasheet Search
  English  ▼

X  

PCA88021 Datasheet(PDF) 6 Page - NXP Semiconductors

Part # PCA88021
Description  ultra low power oscillator with integrated counter for initiating one time password generation
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA88021 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCA88021 Datasheet HTML 2Page - NXP Semiconductors PCA88021 Datasheet HTML 3Page - NXP Semiconductors PCA88021 Datasheet HTML 4Page - NXP Semiconductors PCA88021 Datasheet HTML 5Page - NXP Semiconductors PCA88021 Datasheet HTML 6Page - NXP Semiconductors PCA88021 Datasheet HTML 7Page - NXP Semiconductors PCA88021 Datasheet HTML 8Page - NXP Semiconductors PCA88021 Datasheet HTML 9Page - NXP Semiconductors PCA88021 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 34 page
background image
PCA8802_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 19 February 2009
6 of 34
NXP Semiconductors
PCA8802
Smartcard RTC
9.1.2 Low power operation
With the power-down instruction (pwd_cmd) the oscillator can be stopped and the device
can be put into a low power state where power consumption is reduced to an absolute
minimum. The chip would normally reset when the oscillator is stopped, so to prevent a
reset of the chip during this state, a special software power-down sequence must be used
(see Table 7). In power-down state, the interface is still accessible.
A prime consideration for low power consumption is the series resistance Rs of the quartz
used. The series resistance acts as a loss element. Low Rs will reduce current
consumption further.
9.2 Divider
The divider chain is responsible for reducing the 32.768 kHz oscillator frequency down to
1
⁄
32 Hz.
The dividers (see Figure 7) divider_2 and divider_3 may be reset with the dvs_cmd
instruction. The 24 bit counter may be set when the dividers are held in reset, but this is
not a requirement. This allows for accurate setting and restarting of the counter.
The interface is asynchronous to the quartz oscillator and the state of divider_1 can not be
known when the dvs_cmd is enabled. The 8.192 kHz clock could have just occurred and
hence a delay of 1
⁄
8192 seconds will occur before the next increment of the divider_2, or
the 8.192 kHz clock could be just about to occur and immediately increment the divider_2.
As a consequence, an uncertainty of between zero and one 8192 Hz clock period (i.e. a
time uncertainty of about 0 s to 122
µs) will be present when restarting the counter.
VDD =3V.
Fig 6.
IDD with respect to Rs
Quartz series resistance, Rs (k
Ω)
0
100
80
40
60
20
001aaj165
130
170
90
210
250
IDD
(nA)
50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com