Electronic Components Datasheet Search
  English  ▼

X  

PCA88021 Datasheet(PDF) 11 Page - NXP Semiconductors

Part # PCA88021
Description  ultra low power oscillator with integrated counter for initiating one time password generation
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA88021 Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button PCA88021 Datasheet HTML 7Page - NXP Semiconductors PCA88021 Datasheet HTML 8Page - NXP Semiconductors PCA88021 Datasheet HTML 9Page - NXP Semiconductors PCA88021 Datasheet HTML 10Page - NXP Semiconductors PCA88021 Datasheet HTML 11Page - NXP Semiconductors PCA88021 Datasheet HTML 12Page - NXP Semiconductors PCA88021 Datasheet HTML 13Page - NXP Semiconductors PCA88021 Datasheet HTML 14Page - NXP Semiconductors PCA88021 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
PCA8802_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 19 February 2009
11 of 34
NXP Semiconductors
PCA8802
Smartcard RTC
9.5.6 Acknowledge
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited, but the duration of the access must not exceed
32 seconds. Each byte of eight bits is followed by an acknowledge bit. The acknowledge
bit is a HIGH level signal put on the bus by the transmitter during which time the master
generates an extra acknowledge related clock pulse. A slave receiver which is addressed
must generate an acknowledge after the reception of each byte. Also a master receiver
must generate an acknowledge after the reception of each byte that has been clocked out
of the slave transmitter. The device that acknowledges must pull-down the SDA line during
the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period
of the acknowledge related clock pulse (set-up and hold times must be taken into
consideration). A master receiver must signal an end of data to the transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
event the transmitter must leave the data line HIGH to enable the master to generate a
STOP condition. Acknowledgement is shown in Figure 16.
9.5.7 Data transfer
Fig 16. Acknowledgement on the I2C-bus
mbc602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from
master
Fig 17. A complete data transfer
001aaj201
1 to 7
8
9
ADDRESS
ACK
DATA
DATA
S
START
condition
SCL
SDA
1 to 7
8
9
1 to 7
8
9
P
STOP
condition
ACK
ACK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com