Electronic Components Datasheet Search
  English  ▼

X  

L7200 Datasheet(PDF) 27 Page - Intel Corporation

Part # L7200
Description  Intel Core2 Duo Mobile Processor for Intel Centrino Duo Mobile Processor Technology
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

L7200 Datasheet(HTML) 27 Page - Intel Corporation

Back Button L7200 Datasheet HTML 23Page - Intel Corporation L7200 Datasheet HTML 24Page - Intel Corporation L7200 Datasheet HTML 25Page - Intel Corporation L7200 Datasheet HTML 26Page - Intel Corporation L7200 Datasheet HTML 27Page - Intel Corporation L7200 Datasheet HTML 28Page - Intel Corporation L7200 Datasheet HTML 29Page - Intel Corporation L7200 Datasheet HTML 30Page - Intel Corporation L7200 Datasheet HTML 31Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 91 page
background image
Datasheet
27
Electrical Specifications
NOTES:
1.
Refer to Chapter 4, “Package Mechanical Specifications and Pin Information” for signal descriptions and
termination requirements.
2.
In processor systems without a debug port implemented on the board, these signals are used to support
debug port interposers. In systems with the debug port implemented on the board, these signals are no
connects.
3.
BPM[2:1]# and PRDY# are AGTL+ output only signals.
4.
PROCHOT# signal type is open drain output and CMOS input.
5.
On-die termination differs from other AGTL+ signals, please contact your Intel representative for more
details.
6.
When paired with a chipset limited to 32-bit addressing, A[35:32] should remain unconnected.
Table 4.
FSB Pin Groups
Signal Group
Type
Signals1
AGTL+ Common Clock Input
Synchronous
to BCLK[1:0]
BPRI#, DEFER#, PREQ#5, RESET#, RS[2:0]#, DPWR#,
TRDY#
AGTL+ Common Clock I/O
Synchronous
to BCLK[1:0]
ADS#, BNR#, BPM[3:0]#3, BR0#, DBSY#, DRDY#, HIT#,
HITM#, LOCK#, PRDY#3
AGTL+ Source Synchronous I/O Synchronous
to assoc.
strobe
AGTL+ Strobes
Synchronous
to BCLK[1:0]
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
CMOS Input
Asynchronous
A20M#, DPRSTP#, DPSLP#, IGNNE#, INIT#, LINT0/INTR,
LINT1/NMI, PWRGOOD, SMI#, SLP#, STPCLK#
Open Drain Output
Asynchronous FERR#, IERR#, THERMTRIP#
Open Drain I/O
Asynchronous PROCHOT#4
CMOS Output
Asynchronous PSI#, VID[6:0], BSEL[2:0]
CMOS Input
Synchronous
to TCK
TCK, TDI, TMS, TRST#
Open Drain Output
Synchronous
to TCK
TDO
FSB Clock
Clock
BCLK[1:0]
Power/Other
COMP[3:0], DBR#2, GTLREF, RSVD, TEST2, TEST1,
THERMDA, THERMDC, VCC, VCCA, VCCP, VCC_SENSE, VSS,
VSS_SENSE
Signals
Associated Strobe
REQ[4:0]#,
A[16:3]#
ADSTB[0]#
A[35:17]#6
ADSTB[1]#
D[15:0]#, DINV0#
DSTBP0#,
DSTBN0#
D[31:16]#, DINV1#
DSTBP1#,
DSTBN1#
D[47:32]#, DINV2#
DSTBP2#,
DSTBN2#
D[63:48]#, DINV3#
DSTBP3#,
DSTBN3#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com