L7200 datasheet(35/91 Pages) INTEL

35 / 91 page

Datasheet

Electrical Specifications

NOTES:

Unless otherwise noted, all specifications in this table apply to all processor frequencies.

Crossing Voltage is defined as absolute voltage where rising edge of BCLK0 is equal to the

falling edge of BCLK1.

Threshold Region is defined as a region entered about the crossing voltage in which the

differential receiver switches. It includes input threshold hysteresis.

For Vin (Input Voltage) between 0 V and VH.

Cpad includes die capacitance only. No package parasitics are included.

ΔV

CROSS is defined as the total variation of all crossing voltages as defined in note 2.

Figure 4.

Deeper Sleep VCC and ICC Loadline for Dual-core Low Voltage and

Ultra Low Voltage Processor

ICC-CORE max

{Deeper Sleep}

VCC-CORE [V]

VCC-CORE nom

{Deeper Sleep}

+/-VCC-CORE Tolerance

= VR St. Pt. Error 1/

VCC-CORE, DC min

{Deeper Sleep}

VCC-CORE, DC max

{Deeper Sleep}

VCC-CORE max {Deeper Sleep}

VCC-CORE min {Deeper Sleep}

10 mV= RIPPLE

ICC-CORE

[A]

Slope = -2.1 mV/A at package

VccSense, VssSense pins.

Differential Remote Sense required.

Note 1/ Deeper Sleep VCC-CORE Set Point Error Tolerance is per below :

Tolerance

VCC-CORE VID Voltage Range

------------------------------

--------------------------------------------------------

+/- (VID*1.5%)

VCC-CORE > 0.7500V

+/- 11.5 mV

0.7500V < VCC-CORE < 0.5000V

+/- 25 mV

0.5000V < VCC-CORE < 0.4125V

L7200 Datasheet(PDF) 35 Page - Intel Corporation

L7200 Datasheet(HTML) 35 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL