R28 datasheet(340/473 Pages) RENESAS

340 / 473 page

R8C/28 Group, R8C/29 Group

17. Hardware LIN

Rev.2.10

Sep 26, 2008

Page 321 of 441

REJ09B0279-0210

Figure 17.8

Example of Header Field Reception Flowchart (1)

Set the count source and registers

TRA and TRAPRE as appropriate

for the Synch Break period.

Select the timing at which to

unmask the RXD0 input for UART0.

If the RXD0 input is chosen to be

unmasked after detection of Synch

Break, the Synch Field signal is

also input to UART0.

For the hardware LIN

function, set the TIOSEL bit

in the TRAIOC register to 1.

Timer RA Set to pulse width measurement mode

Bits TMOD0 to TMOD2 in the TRAMR register

← 011b

Timer RA Set the pulse width measurement level low

TEDGSEL bit in the TRAIOC register

← 0

Timer RA Set the INT1/TRAIO pin to P1_5

TIOSEL bit in the TRAIOC register

← 1

Timer RA Set the count source (f1, f2, f8, fOCO)

Bits TCK0 to TCK2 in the TRAMR register

Timer RA Set the Synch Break width

TRAPRE register

TRA register

Hardware LIN Set the LIN operation to stop

LINE bit in the LINCR register

← 0

Hardware LIN Set to slave mode

MST bit in the LINCR register

← 0

Hardware LIN Set the RXD0 input unmasking timing

(After Synch Break detection, or after Synch

Field measurement)

SBE bit in the LINCR register

Hardware LIN Set the register to enable interrupts

(Bus collision detection, Synch Break detection,

Synch Field measurement)

Bits BCIE, SBIE, SFIE in the LINCR register

Hardware LIN Set the LIN operation to start

LINE bit in the LINCR register

← 1

R28 Datasheet(PDF) 340 Page - Renesas Technology Corp

R28 Datasheet(HTML) 340 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL