R28 datasheet(303/473 Pages) RENESAS

303 / 473 page

R8C/28 Group, R8C/29 Group

16. Clock Synchronous Serial Interface

Rev.2.10

Sep 26, 2008

Page 284 of 441

REJ09B0279-0210

Figure 16.25

ICCR2 Register

IIC bus Control Register 2

Symbol

Address

After Reset

ICCR2

00B9h

01111101b

Bit Symbol

Bit Name

Function

NOTES:

—

IIC control part reset bit

—

(b0)

Nothing is assigned. If necessary, set to 0.

When read, the content is 1.

—

IICRST

When hang-up occurs due to communication failure

during I2C bus interface operation, w rite 1, to reset the

control block of the I2C bus interface w ithout setting

ports or initializing registers.

b3 b2 b1

b7 b6 b5 b4

—

(b2)

Nothing is assigned. If necessary, set to 0.

When read, the content is 1.

SCLO

SCL monitor flag

0 : SCL pin is set to “L”

1 : SCL pin is set to “H”

SDAOP

SDAO

When read

0 : SDA pin output is held “L”

1 : SDA pin output is held “H”

When w ritten(1,2)

0 : SDA pin output is changed to “L”

1 : SDA pin output is changed to high-impedance

(“H” output via external pull-up resistor)

SDA output value control

bit

SDAO w rite protect bit

When rew rite to SDAO bit, w rite 0 simultaneously.(1)

When read, the content is 1.

When read

0 : Bus is in released state

(SDA signal changes from “L” to “H” w hile SCL

signal is in “H” state)

1 : Bus is in occupied state

(SDA signal changes from “H” to “L” w hile SCL

signal is in “H” state)

When w ritten(3)

0 : Generates stop condition

1 : Generates start condition

This bit is disabled w hen the clock synchronous serial format is used.

This bit is enabled in master mode. When w riting to the BBSY bit, w rite 0 to the SCP bit using the MOV

instruction simultaneously. Execute the same w ay w hen the start condition is regenerating.

When w riting to the SDAO bit, w rite 0 to the SDAOP bit using the MOV instruction simultaneously.

Do not w rite during a transfer operation.

BBSY

Bus busy bit(4)

SCP

Start/stop condition

generation disable bit

When w riting to the to BBSY bit, w rite 0

simultaneously.(3)

When read, the content is 1.

Writing 1 is invalid.

R28 Datasheet(PDF) 303 Page - Renesas Technology Corp

R28 Datasheet(HTML) 303 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL