ADSP-BF504 datasheet(26/80 Pages) AD

26 / 80 page

Rev. PrC

Page 26 of 80

January 2010

ADSP-BF504/F,ADSP-BF506F

Preliminary Technical Data

ADSP-BF50x Clock Related Operating Conditions

Table 14 describes the core clock timing requirements for the

ADSP-BF50x processors. Take care in selecting MSEL, SSEL,

and CSEL ratios so as not to exceed the maximum core clock

and system clock (see Table 16). Table 15 describes phase-

locked loop operating conditions.

Table 14. Core Clock (CCLK) Requirements—ADSP-BF50x Processors—All Speed Grades1

Parameter

Maximum

Unit

fCCLK

Core Clock Frequency (VDDINT =tbd V Minimum)

400

MHz

fCCLK

Core Clock Frequency (VDDINT =tbd V Minimum)

TBD

MHz

fCCLK

Core Clock Frequency (VDDINT = tbd V Minimum)

TBD

MHz

fCCLK

Core Clock Frequency (VDDINT = tbd V Minimum)

TBD

MHz

fCCLK

Core Clock Frequency (VDDINT = tbd V Minimum)

TBD

MHz

1 See the Ordering Guide on Page 79.

Table 15. Phase-Locked Loop Operating Conditions

Parameter

Minimum

Maximum

Unit

fVCO

Voltage Controlled Oscillator (VCO) Frequency

Speed Grade

MHz

1 See the Ordering Guide on Page 79.

Table 16. Maximum SCLK Conditions for ADSP-BF50x Processors

Parameter

VDDEXT = 1.8 V/2.5 V/3.3 V Nominal Unit

SCLK

CLKOUT/SCLK Frequency (V

DDINT

≥ tbd V)

100

MHz

SCLK

CLKOUT/SCLK Frequency (V

DDINT

< tbd V)

TBD

MHz

ADSP-BF504 Datasheet(PDF) 26 Page - Analog Devices

ADSP-BF504 Datasheet(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL