M68HC11KA datasheet(43/68 Pages) MOTOROLA

43 / 68 page

MC68HC11KA4

MOTOROLA

MC68HC11KA4TS/D

FE — Framing Error

FE is set when a zero is detected where a stop bit was expected. Clear the FE flag by reading SCSR1

with FE set and then reading SCDR.

0 = Stop bit detected

1 = Zero detected

PF — Parity Error Flag

PF is set if received data has incorrect parity. Clear PF by reading SCSR1 with PE set and then reading

SCDR.

0 = Parity correct

1 = Incorrect parity detected

Bits [7:1] — Not implemented

Always read zero

RAF — Receiver Active Flag (Read only)

0 = A character is not being received

1 = A character is being received

R8 — Receiver Bit 8

Ninth serial data bit received when SCI is configured for a nine data bit operation.

T8 — Transmitter Bit 8

Ninth serial data bit transmitted when SCI is configured for a nine data bit operation.

Bits [5:0] — Not implemented

Always read zero

R/T[7:0] — Receiver/Transmitter Data Bits [7:0]

SCI data is double buffered in both directions.

SCSR2 —SCI Status Register 2

$0075

Bit 7

654321

Bit 0

———————

RAF

RESET:

0000000

SCDRH/L —SCI Data Register High/Low

$0076, $0077

Bit 7

6543

Bit 0

$0076

—

SCDRH (High)

$0077

R7/T7

R6/T6

R5/T5

R4/T4

R3/T3

R2/T2

R1/T1

R0/T0

SCDRL (Low)

M68HC11KA Datasheet(PDF) 43 Page - Motorola, Inc

M68HC11KA Datasheet(HTML) 43 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL