Electronic Components Datasheet Search
  English  ▼

X  

GS9060 Datasheet(PDF) 16 Page - Gennum Corporation

Part # GS9060
Description  HD-LINX II SD-SDI and DVB-ASI Deserializer with Loop-Through Cable Driver
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENNUM [Gennum Corporation]
Direct Link  http://www.gennum.com
Logo GENNUM - Gennum Corporation

GS9060 Datasheet(HTML) 16 Page - Gennum Corporation

Back Button GS9060 Datasheet HTML 12Page - Gennum Corporation GS9060 Datasheet HTML 13Page - Gennum Corporation GS9060 Datasheet HTML 14Page - Gennum Corporation GS9060 Datasheet HTML 15Page - Gennum Corporation GS9060 Datasheet HTML 16Page - Gennum Corporation GS9060 Datasheet HTML 17Page - Gennum Corporation GS9060 Datasheet HTML 18Page - Gennum Corporation GS9060 Datasheet HTML 19Page - Gennum Corporation GS9060 Datasheet HTML 20Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 61 page
background image
GS9060 Data Sheet
22208 - 8
January 2007
16 of 61
2.3 AC Electrical Characteristics
Table 2-2: AC Electrical Characteristics
TA = 0°C to 70°C, unless otherwise shown
Parameter
Symbol
Conditions
Min
Typ
Max
Units
Test
Levels
Notes
System
Serial Digital Input Jitter
Tolerance
IJT
Nominal loop bandwidth
0.6
–
–
UI
1
1
Slave Mode Asynchronous
Lock Time
No data to SD
–
–
197
us
6,7
2
No data to DVB-ASI
–
–
68
us
6,7
2
Device Latency
SMPTE and
Data-Through modes
–21
–
PCLK
6
–
DVB-ASI mode
–
11
–
PCLK
6
–
Reset Pulse Width
treset
–1
–
–
ms
7
6
Serial Digital Differential Input
Serial Input Data Rate
DRDDI
–
–
270
–
Mb/s
1
–
Serial Digital Input Signal
Swing
∆VDDI
Differential with internal
100
Ω input termination
200
600
1000
mVp-p
1–
Serial Digital Output
Serial Output Data Rate
DRSDO
–
–
270
–
Mb/s
1
–
Serial Output Swing
∆VSDO
RSET = 281
Ω
Load = 75
Ω
–
800
–
mVp-p
1
–
Serial Output Rise Time
20% ~ 80%
trSDO
ORL compensation
using recommended
circuit
400
550
1500
ps
1
–
Serial Output Fall Time
20% ~ 80%
tfSDO
ORL compensation
using recommended
circuit
400
550
1500
ps
1
–
Serial Output Intrinsic Jitter
tIJ
Pseudorandom and
pathological
–
270
350
ps
1
3
Serial Output Duty Cycle
Distortion
DCDSDO
––
20
–
ps
6,7
4
Parallel Output
Parallel Clock Frequency
fPCLK
–
13.5
–
27.0
MHz
1
Parallel Clock Duty Cycle
DCPCLK
–40
50
60
%
1
Output Data Hold Time
tOH
–19.5
–
–
ns
1
5
Output Data Delay Time
tOD
–
–
–
22.8
ns
1
5
Output Data Rise/Fall Time
tr/tf
–
–
–
1.5
ns
6,7
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com