LPC4350 datasheet(113/149 Pages) PHILIPS

113 / 149 page

LPC4350_30_20_10

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 3.1 — 5 January 2012

113 of 149

NXP Semiconductors

LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 microcontroller

[1]

Parameters specified for 40 % of VDD(IO) for rising edges and 60 % of VDD(IO) for falling edges.

[2]

Tcy(clk) = 1/CCLK (see LPC43xx User manual).

[3]

End Of Read (EOR): longest of tCSHOEH, tOEHANV, tCSHBLSH.

[4]

Start Of Read (SOR): longest of tCSLAV, tCSLOEL, tCSLBLSL.

[5]

End Of Write (EOW): earliest of address not valid or EMC_BLSn HIGH.

tBLSHDNV

BLS HIGH to data invalid

time

PB = 0

[2]

2.5 + T

cy(clk)

1.4 + Tcy(clk)

tCSHEOW

CS HIGH to end of write

time

[5]

2.0

tBLSHDNV

BLS HIGH to data invalid

time

PB = 1

2.5

1.4

tWEHANV

WE HIGH to address invalid

time

PB = 1

0.9 + T

cy(clk)

2.4 + Tcy(clk)

Table 18.

Dynamic characteristics: Static external memory interface …continued

CL = 22 pF for EMC_Dn CL = 20 pF for all others; Tamb = 40 C to 85 C; 2.2 V  VDD(REG)(3V3)  3.6 V;

2.7 V

 V

DD(IO)  3.6 V; values guaranteed by design.

Symbol

Parameter[1]

Conditions

Min

Typ

Max

Unit

Fig 29. External static memory read/write access (PB = 0)

tCSLDV

tCSLBLSL

tCSHEOW

tBLSHEOW

tCSLAV

EOR

SOR

EOW

EMC_An

EMC_CSn

EMC_OE

EMC_BLSn

EMC_WE

EMC_Dn

002aag699

tCSHOEH

tOEHANV

tCSHEOR

tam

tCSLSOR

tOELOEH

tCSLOEL

tCSLAV

th(D)

tBLSLBLSH

tBLSHDNV

LPC4350 Datasheet(PDF) 113 Page - NXP Semiconductors

LPC4350 Datasheet(HTML) 113 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL