SAM3X datasheet(8/71 Pages) ATMEL

8 / 71 page

11057BS–ATARM–13-Jul-12

SAM3X/A

11057BS–ATARM–13-Jul-12

SAM3X/A

ICE and JTAG

TCK/SWCLK

Test Clock/Serial Wire Clock

Input

VDDIO

Reset State:

- SWJ-DP Mode

- Internal pull-up

disabled

(1)

TDI

Test Data In

Input

TDO/TRACESWO

Test Data Out / Trace Asynchronous Data

Out

Output

TMS/SWDIO

Test Mode Select /Serial Wire

Input/Output

Input / I/O

JTAGSEL

JTAG Selection

Input

High

VDDBU

Permanent Internal

pull-down

Flash Memory

ERASE

Flash and NVM Configuration Bits

Erase Command

Input

High

VDDIO

Pull-down resistor

Reset/Test

NRST

Microcontroller Reset

I/O

Low

VDDIO

Pull-up resistor

NRSTB

Asynchronous Microcontroller Reset

Input

Low

VDDBU

Pull-up resistor

TST

Test Mode Select

Input

VDDBU

Pull-down resistor

Universal Asynchronous Receiver Transceiver - UART

URXD

UART Receive Data

Input

UTXD

UART Transmit Data

Output

Table 3-1.

Signal Description List (Continued)

Signal Name

Function

Type

Active

Level

Voltage

Reference

Comments

SAM3X Datasheet(PDF) 8 Page - ATMEL Corporation

SAM3X Datasheet(HTML) 8 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL