SAM3X datasheet(47/71 Pages) ATMEL

47 / 71 page

11057BS–ATARM–13-Jul-12

SAM3X/A

11057BS–ATARM–13-Jul-12

SAM3X/A

10.10 Real Time Clock

• Low power consumption

• Full asynchronous design

• Two hundred year calendar

• Programmable Periodic Interrupt

• Alarm and update parallel load

• Control of alarm and update Time/Calendar Data In

10.11 General-Purpose Backup Registers

• Eight 32-bit general-purpose backup registers

10.12 Nested Vectored Interrupt Controller

• Thirty maskable interrupts

• Sixteen priority levels

• Dynamic reprioritization of interrupts

• Priority grouping

– selection of preempting interrupt levels and non preempting interrupt levels.

• Support for tail-chaining and late arrival of interrupts.

– back-to-back interrupt processing without the overhead of state saving and

restoration between interrupts.

• Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no

instruction overhead.

10.13 Chip Identification

• Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

• .JTAG ID: 0x05B2B03F

Table 10-1.

ATSAM3A/X Chip IDs Register

Chip Name

CHIPID_CIDR

CHIPID_EXID

ATSAM3X8H (Rev A)

0x286E0A60

0x0

ATSAM3X8E (Rev A)

0x285E0A60

0x0

ATSAM3X4E (Rev A)

0x285B0960

0x0

ATSAM3X8C (Rev A)

0x284E0A60

0x0

ATSAM3X4C (Rev A)

0x284B0960

0x0

ATSAM3A8C (Rev A)

0x283E0A60

0x0

ATSAM3A4C (Rev A)

0x283B0960

0x0

SAM3X Datasheet(PDF) 47 Page - ATMEL Corporation

SAM3X Datasheet(HTML) 47 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL