| Electronic Components Datasheet Search |
|
ACT8937A Datasheet(PDF) 28 Page - Active-Semi, Inc |
|
|
|||||||||||||||||||||||||||||
ACT8937A Datasheet(HTML) 28 Page - Active-Semi, Inc |
|
28 / 45 page ![]() ACT8937A Rev 1, 22-Oct-12 Copyright © 2012 Active-Semi, Inc. Innovative Power TM ActivePMU TM and ActivePathTM are trademarks of Active-Semi. I 2CTM is a trademark of NXP. - 28 - www.active-semi.com Table 5: Control Pins PIN NAME OUTPUT nPBIN REG1, REG2, REG3, REG4, REG5, REG6, REG7 PWRHLD REG1, REG5 PWREN REG2, REG3, REG4, REG6, REG7 Control Signals Enable Inputs The ACT8937A features a variety of control inputs, which are used to enable and disable outputs depending upon the desired mode of operation. PWRHLD is a logic input, and nPBIN is a unique, multi-function input. Refer to Table 5 for a description of which channels are controlled by each input. nPBIN Multi-Function Input ACT8937A features the nPBIN multi-function pin, which combines system enable/disable control with warm and cold manual reset functions. Select either of the two pin functions by asserting this pin, either through a direct connection to GA, or through a 50kΩ resistor to GA, as shown in Figure 2. Warm/Cold Manual Reset Function The second major function of the nPBIN input is to provide warm and cold manual reset function. To manually reset the processor, drive nPBIN directly to GA through a low impedance (less than 2.5kΩ). An internal timer detects the duration of the manual reset event. Short Press/Warm Reset When the manual reset button is pressed for less than 130ms, ACT8937A commences a warm reset operation where nRSTO immediately asserts low, then remains asserted low until the manual reset button is released for 130ms. Long Press / Cold Reset (Power Cycle) When the manual reset button is pressed for more than 130ms, ACT8937A commences a power cycle routine in which case all regulators are turned off and then turned back on after reset button is released with all the registers reloaded to default values. When the ACT8937A turns on again, it stays enabled for 260ms, the PWRHLD need to be asserted during this time so that the system remains powered, otherwise the ACT8937A automatically shuts down. Figure 2: nPBIN Input ACT8937A DIRECTION SAMSUNG S5V210 PWREN XPWRRGTON SCL Xi2cSCL[0] SDA Xi2cSDA[0] VSEL DVS_GPIO nRSTO XnRESET nIRQ XEINT0 nPBSTAT XEINT1 nLBO XnBATF PWRHLD Power hold GPIO Table 4: ACT8937A and Samsung S5PV210 Signal Interface 1 : Optional connection for DVS control. 2 , : Typical connections shown, actual connections may vary. : Optional connection for power hold control. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |