Electronic Components Datasheet Search
  English  ▼

X  

AD7398 Datasheet(PDF) 6 Page - Analog Devices

Part # AD7398
Description  Quad, Serial-Input 12-Bit/10-Bit DACs
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7398 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD7398 Datasheet HTML 2Page - Analog Devices AD7398 Datasheet HTML 3Page - Analog Devices AD7398 Datasheet HTML 4Page - Analog Devices AD7398 Datasheet HTML 5Page - Analog Devices AD7398 Datasheet HTML 6Page - Analog Devices AD7398 Datasheet HTML 7Page - Analog Devices AD7398 Datasheet HTML 8Page - Analog Devices AD7398 Datasheet HTML 9Page - Analog Devices AD7398 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
REV. 0
AD7398/AD7399
–6–
Table I. Control Logic Truth Table
CS
CLK
LDAC
Serial Shift Register Function
Input Register Function
DAC Register
H
X
H
No Effect
No Effect
No Effect
L
L
H
No Effect
No Effect
No Effect
L
↑+
H
Shift-Register-Data Advanced One Bit
Latched
Latched
L
H
H
No Effect
Latched
Latched
↑+
L/H
H
No Effect
Updated with SR Contents
Latched
H
X
L
No Effect
Latched
Transparent
HX
↑+
No Effect
Latched
Latched
NOTES
1.
↑+ Positive logic transition; ↓– Negative logic transition; X Don’t Care; SR shift register.
2. At power ON, both the Input Register and the DAC Register are loaded with all zeros.
3
. During Power Shutdown, reprogramming of any internal registers can take place, but the output amplifiers will not produce the new values until the part is taken
out of Shutdown mode.
4.
LDAC input is a level-sensitive input that controls the four DAC registers.
Table II. AD7398 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format
MSB
LSB
Bit Position B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
AD7398
SA
SD
A1
A0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
NOTE
Bit positions B14 and B15 are power shutdown control Bits SD and SA. If SA is set to Logic 1, all DACs are placed in the power shutdown mode. If SD is set to
Logic 1, the address decoded by Bits B12 and B13 (A0 and A1) determine the DAC channel that will be placed in the power shutdown state.
Table III. AD7399 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format
MSB
LSB
Bit Position B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
AD7399
SA
SD
A1
A0
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
NOTE
Bit positions B12 and B13 are power shutdown control Bits SD and SA. If SA is set to Logic 1, all DACs are placed in the power shutdown mode. If SD is set to
Logic 1, the address decoded by Bits B10 and B11 (A0 and A1) determine the DAC channel that will be placed in the power shutdown state.
Table IV. AD7398/AD7399 Address Decode Control
SA
SD
A1
A0
DAC Channel Affected
1
X
X
X
All DACs Shutdown
0100
DAC A Shutdown
0101
DAC B Shutdown
0110
DAC C Shutdown
0111
DAC D Shutdown
0000
DAC A Input Register Decoded
0001
DAC B Input Register Decoded
0010
DAC C Input Register Decoded
0011
DAC D Input Register Decoded



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com