Electronic Components Datasheet Search
  English  ▼

X  

TMUX03155 Datasheet(PDF) 13 Page - Agere Systems

Part # TMUX03155
Description  TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TMUX03155 Datasheet(HTML) 13 Page - Agere Systems

Back Button TMUX03155 Datasheet HTML 9Page - Agere Systems TMUX03155 Datasheet HTML 10Page - Agere Systems TMUX03155 Datasheet HTML 11Page - Agere Systems TMUX03155 Datasheet HTML 12Page - Agere Systems TMUX03155 Datasheet HTML 13Page - Agere Systems TMUX03155 Datasheet HTML 14Page - Agere Systems TMUX03155 Datasheet HTML 15Page - Agere Systems TMUX03155 Datasheet HTML 16Page - Agere Systems TMUX03155 Datasheet HTML 17Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 120 page
background image
Agere Systems Inc.
13
Data Sheet
April 2001
TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
Pin Information (continued)
Table 1. Pin Descriptions for the 208-Pin SQFP Package (continued)
* Pin order follows symbol order, e.g., pin 170 refers to TLSDATA7I.
† I = input, O = output, I/O = bidirectional signal, Id = input with internal pull-down (~20 kW), Iu = input with internal pull-up (~100 kW), Idiff or
Odiff = differential input or output. All I/O not explicitly stated with a buffer type are 5 V compatible. They will tolerate 5 V at their inputs or out-
puts. LVDS = low-voltage differential signal.
Pin*
Symbol
Type†
Name/Description
Mode/In-Circuit Test and Reset Control Inputs
30
ICT
Iu
In-Circuit Test Control (Active-Low). If ICT is forced low, certain
output pins are placed in the high-impedance state.
106
RESET
Iu
Hardware Reset (Active-Low). If RESET is forced low, all internal
states in the transceiver paths are reset and data flow through each
channel will be interrupted.
111
RSTN_TST
Iu
Test Reset (Active-Low). This pin is for test purposes only; it should
be left unconnected.
153, 154
MODE [1:0]
Iu, Id Mode Control. Normal STS-3/STM-1 mode set MODE [1:0] = 10.
STS-1 mode set MODE [1:0] = 00
Microprocessor Interface
14
MPMUX
I
Microprocessor Multiplex Mode. Setting MPMUX = 1 allows the
microprocessor interface to accept the multiplexed address and data
signals. Setting MPMUX = 0 allows the microprocessor interface to
accept demultiplexed (separate) address and data signals.
15
MPMODE
I
Microprocessor Mode. When MPMODE = 1, the device uses the
address latch enable type microprocessor read/write protocol with
separate read and write controls. Setting MPMODE = 0 allows the
device to use the address strobe type microprocessor read/write pro-
tocol with a separate data strobe and a combined read/write control.
16
MPMODE3ALE
Iu
Microprocessor MODE3 ALE Enable. When the device is in
MODE3 (MPMODE = 1 and MPMUX = 0), the ALE signal can be
used to retime the address or the address bus can be used directly
without being retimed. This is an active-high signal.
9
WR_DS
I
Write (Active-Low). If MPMODE = 1, this pin is asserted low by the
microprocessor to initiate a write cycle.
Data Strobe (Active-Low). If MPMODE = 0, this pin becomes the
data strobe for the microprocessor. When R/W = 0 (write), a low
applied to this pin latches the signal on the data bus into internal reg-
isters.
11
ALE_AS
I
Address Latch Enable. If MPMODE = 1, this pin becomes the
address latch enable for the microprocessor. When this pin transi-
tions from high to low, the address bus inputs are latched into the
internal registers.
Address Strobe (Active-Low). If MPMODE = 0, this pin becomes
the address strobe for the microprocessor. When this pin transitions
from high to low, the address bus inputs are latched into the internal
registers.
10
RD_R/W
I
Read (Active-Low). If MPMODE = 1, this pin is asserted low by the
microprocessor to initiate a read cycle.
Read/Write. If MPMODE = 0, this pin is asserted high by the micro-
processor to indicate a read cycle or asserted low to indicate a write
cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com