Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 185 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  MC68HC908JB16 Technical Data
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 185 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 181Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 182Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 183Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 184Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 185Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 186Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 187Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 188Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 189Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 332 page
background image
Universal Serial Bus Module (USB)
MC68HC908JB16 — Rev. 1.1
Technical Data
Freescale Semiconductor
Universal Serial Bus Module (USB)
185
11.8.3 USB Interrupt Register 1
EOPF — End-of-Packet Detect Flag
This read-only bit is set when a valid end-of-packet sequence is
detected on the D+ and D– lines. Software must clear this flag by
writing a logic 1 to the EOPFR bit.
Reset clears this bit. Writing to EOPF has no effect.
1 = End-of-packet sequence has been detected
0 = End-of-packet sequence has not been detected
RSTF — USB Reset Flag
This read-only bit is set when a valid reset signal state is detected on
the D+ and D– lines. If the URSTD bit of the configuration register
(CONFIG) is clear, this reset detection will generate an internal reset
signal to reset the CPU and other peripherals including the USB
module. If the URSTD bit is set, this reset detection will generate an
USB interrupt. This bit is cleared by writing a logic 1 to the RSTFR bit.
This bit also is cleared by a POR reset.
NOTE:
The USB bit in the SRSR (see 8.8.2 SIM Reset Status Register
(SRSR)) is also a USB reset indicator.
TXD2F — Endpoint 2 Data Transmit Flag
This read-only bit is set after the data stored in endpoint 2 transmit
buffers has been sent and an ACK handshake packet from the host is
received. Once the next set of data is ready in the transmit buffers,
software must clear this flag by writing a logic 1 to the TXD2FR bit.
Address:
$003A
Bit 7
654321
Bit 0
Read:
EOPF
RSTF
TXD2F
RXD2F
TXD1F
RESUMF
TXD0F
RXD0F
Write:
Reset:
00000000
= Unimplemented
Figure 11-17. USB Interrupt Register 1 (UIR1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com