LM5060 datasheet(12/33 Pages) TI

12 / 33 page

VGS Status

nPGD

VTIMER

6 PA

11 PA

VGS

VGATE-TH

transition region

VGS > 5V

VGS < 5V

OFF

VTMRH

VTMRL

Fault

LM5060

SNVS628F – OCTOBER 2009 – REVISED APRIL 2013

www.ti.com

Figure 22. Voltages During Normal Start Up Sequence

Table 1. Overview of Operating Conditions

Input Conditions

Outputs

Status

VIN

OVP

VIN

GATE-

GATE Current

GATE after

nPG

UVLO

SENSE-OUT

Current

TIMER

(typ)

OUT

(typ)

TIMER > 2V

(typ)

>5.10V

0.009 mA

2.2 mA sink

Low

Disabled

>5.10V

0.009 mA

2.2 mA sink

Low

Disabled

SENSE>OUT

<2V

>5.10V

0.56 mA

2.2 mA sink

Low

Standby

SENSE<OUT

SENSE>OUT

>2V

>5.10V

0.56 mA

80 mA sink

Low

Standby

SENSE<OUT

SENSE>OUT

6 µA source

80 mA sink

<2V

>5.10V

<5V

1.4 mA

24 µA source

Enabled

SENSE<OUT

Low

11 µA

SENSE>OUT

80 mA sink

source

<2V

>5.10V

>5V

1.4 mA

24 µA source

Enabled

SENSE<OUT

Low

SENSE>OUT

Over

>2V

>5.10V

1.4 mA

80 mA sink

Low

Voltage

SENSE<OUT

2.2 mA sink

Power on

<2V

<5.10V

1.4 mA

Low

(See (1))

reset

(1)

The 2.2 mA sink current is valid for with the VIN pin

≥ 5.1V. When the VIN pin < 5.1V the sink current is lower. See ‘GATE Pin Off

Current vs. VIN’ plot in Typical Performance Characteristics.

GATE CONTROL

A charge pump provides bias voltage above the input and output voltage to enhance the N-Channel MOSFET’s

gate. When the system voltage is initially applied and both EN and UVLO are above their respective thresholds,

the GATE pin is charged by the 24 µA (typical) current source. During normal operating conditions, the GATE pin

voltage is clamped to approximately 16.8V above the OUT pin (i.e. VGS) by an internal zener.

When either the UVLO input or the EN input is low, or when VIN is below the Power-On Reset voltage of 5.10V

(typical), the GATE pin is discharged with a 2.2 mA (typical) current sink.

When the timer capacitor is charged up to the VTMRH threshold (typically 2V) a fault condition is indicated and the

gate of the external N-Channel MOSFET is discharged at a 80 mA (typical) rate . Additionally, when the OVP pin

voltage is higher than the OVPTH threshold (typically 2V) a fault is indicated and the gate of the external N-

Channel MOSFET is discharged at the same 80 mA (typical) rate.

Submit Documentation Feedback

Product Folder Links: LM5060

LM5060 Datasheet(PDF) 12 Page - Texas Instruments

LM5060 Datasheet(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL