Electronic Components Datasheet Search
  English  ▼

X  

DOC7707 Datasheet(PDF) 213 Page - List of Unclassifed Manufacturers

Part # DOC7707
Description  Microcontroller with 8/16K Bytes of ISP Flash and USB Controller
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

DOC7707 Datasheet(HTML) 213 Page - List of Unclassifed Manufacturers

Back Button DOC7707 Datasheet HTML 209Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 210Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 211Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 212Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 213Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 214Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 215Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 216Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 217Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 307 page
background image
213
7707F–AVR–11/10
AT90USB82/162
Then, cleared by software to complete the reset operation and start using the FIFO.
• 7-6 - Reserved
The value read from these bits is always 0. Do not set these bits.
• 5 - STALLRQ - STALL Request Handshake Bit
Set to request a STALL answer to the host for the next handshake.
Cleared by hardware when a new SETUP is received. Clearing by software has no effect.
See Section 20.11, page 200 for more details.
• 4 - STALLRQC - STALL Request Clear Handshake Bit
Set to disable the STALL handshake mechanism.
Cleared by hardware immediately after the set. Clearing by software has no effect.
See Section 20.11, page 200 for more details.
3
• RSTDT - Reset Data Toggle Bit
Set to automatically clear the data toggle sequence:
For OUT endpoint: the next received packet will have the data toggle 0.
For IN endpoint: the next packet to be sent will have the data toggle 0.
Cleared by hardware instantaneously. The firmware does not have to wait that the bit is cleared.
Clearing by software has no effect.
• 2 - Reserved
The value read from these bits is always 0. Do not set these bits.
• 1 - Reserved
The value read from these bits is always 0. Do not set these bits.
• 0 - EPEN - Endpoint Enable Bit
Set to enable the endpoint according to the device configuration. Endpoint 0 shall always be
enabled after a hardware or USB reset and participate in the device configuration.
Clear this bit to disable the endpoint. See Section 20.6, page 197 for more details.
Bit
7
65
432
10
-
-
STALLRQ
STALLRQC RSTDT
-
-
EPEN
UECONX
Read/Wri
te
R
R
R/W
R/W
R/W
R
R
R/W
Initial
Value
0
0
0
000
00
Bit
7
65
432
10
EPTYPE1:0
-
-
-
-
-
EPDIR
UECFG0X
Read/Wri
te
R/W
R/W
R
RRR
RR/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com