ADSP-21060 datasheet(35/64 Pages) AD

35 / 64 page

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Rev. H

Page 35 of 64

March 2013

Three-State Timing—Bus Master, Bus Slave

These specifications show how the memory interface is disabled

(stops driving) or enabled (resumes driving) relative to CLKIN

and the SBTS pin. This timing is applicable to bus master transi-

tion cycles (BTC) and host transition cycles (HTC) as well as the

SBTS pin.

Table 21. Three-State Timing—Bus Master, Bus Slave

5 V and 3.3 V

Unit

Parameter

Min

Max

Timing Requirements

tSTSCK

SBTS Setup Before CLKIN

12 + DT/2

tHTSCK

SBTS Hold Before CLKIN

6 + DT/2

Switching Characteristics

tMIENA

Address/Select Enable After CLKIN1

–1.5 – DT/8

tMIENS

Strobes Enable After CLKIN2

–1.5 – DT/8

tMIENHG

HBG Enable After CLKIN

–1.5 – DT/8

tMITRA

Address/Select Disable After CLKIN3

0 – DT/4

tMITRS

Strobes Disable After CLKIN2

1.5 – DT/4

tMITRHG

HBG Disable After CLKIN

2.0 – DT/4

tDATEN

Data Enable After CLKIN4

9 + 5DT/16

tDATTR

Data Disable After CLKIN4

0 – DT/8

7 – DT/8

tACKEN

ACK Enable After CLKIN4

7.5 + DT/4

tACKTR

ACK Disable After CLKIN4

–1 – DT/8

6 – DT/8

tADCEN

ADRCLK Enable After CLKIN

–2 – DT/8

tADCTR

ADRCLK Disable After CLKIN

8 – DT/4

tMTRHBG

Memory Interface Disable Before HBG Low5

0 + DT/8

tMENHBG

Memory Interface Enable After HBG High5

19 + DT

1 For ADSP-21060L/ADSP-21060LC/ADSP-21062L, specification is –1.25 – DT/8 ns min, for ADSP-21062, specification is –1 – DT/8 ns min.

2 Strobes = RD, WR, PAGE, DMAG, BMS, SW.

3 For ADSP-21060LC, specification is 0.25 – DT/4 ns max.

4 In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.

5 Memory Interface = Address, RD, WR, MSx, SW, PAGE, DMAGx, and BMS (in EPROM boot mode).

Figure 21. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

MEMORY

INTERFACE

HBG

MEMORY INTERFACE = ADDRESS,

RD, WR, MSx, SW,PAGE, DMAGx. BMS (IN EPROM BOOT MODE)

tMENHBG

tMTRHBG

ADSP-21060 Datasheet(PDF) 35 Page - Analog Devices

ADSP-21060 Datasheet(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL