Electronic Components Datasheet Search
  English  ▼

X  

ADS1278IPAPR Datasheet(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
Part # ADS1278IPAPR
Description  Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS1278IPAPR Datasheet(HTML) 8 Page - Texas Instruments

Back Button ADS1278IPAPR Datasheet HTML 4Page - Texas Instruments ADS1278IPAPR Datasheet HTML 5Page - Texas Instruments ADS1278IPAPR Datasheet HTML 6Page - Texas Instruments ADS1278IPAPR Datasheet HTML 7Page - Texas Instruments ADS1278IPAPR Datasheet HTML 8Page - Texas Instruments ADS1278IPAPR Datasheet HTML 9Page - Texas Instruments ADS1278IPAPR Datasheet HTML 10Page - Texas Instruments ADS1278IPAPR Datasheet HTML 11Page - Texas Instruments ADS1278IPAPR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 51 page
background image
CLK
t
CPW
t
CLK
t
CPW
t
SD
t
SCLK
t
DIST
t
DOHD
t
SPW
Bit23(MSB)
Bit22
Bit21
t
SPW
t
DOPD
t
CD
t
DS
t
MSBPD
t
DIHD
· · ·
t
CONV
DRDY
SCLK
DOUT
DIN
ADS1274
ADS1278
SBAS367F
– JUNE 2007 – REVISED FEBRUARY 2011
www.ti.com
SPI FORMAT TIMING
SPI FORMAT TIMING SPECIFICATION
For TA = –40°C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V, unless otherwise noted.
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
tCLK
CLK period (1/fCLK)
(1)
37
10,000
ns
tCPW
CLK positive or negative pulse width
15
ns
tCONV
Conversion period (1/fDATA)
(2)
256
2560
tCLK
tCD
(3)
Falling edge of CLK to falling edge of DRDY
22
ns
tDS
(3)
Falling edge of DRDY to rising edge of first SCLK to retrieve data
1
tCLK
tMSBPD
DRDY falling edge to DOUT MSB valid (propagation delay)
16
ns
tSD
(3)
Falling edge of SCLK to rising edge of DRDY
18
ns
tSCLK
(4)
SCLK period
1
tCLK
tSPW
SCLK positive or negative pulse width
0.4
tCLK
tDOHD
(3) (5)
SCLK falling edge to new DOUT invalid (hold time)
10
ns
32
ns
tDOPD
(3)
SCLK falling edge to new DOUT valid (propagation delay)
26
ns(6)
tDIST
New DIN valid to falling edge of SCLK (setup time)
6
ns
tDIHD
(5)
Old DIN valid to falling edge of SCLK (hold time)
6
ns
(1)
fCLK = 27MHz maximum.
(2)
Depends on MODE[1:0] and CLKDIV selection. See Table 8 (fCLK/fDATA).
(3)
Load on DRDY and DOUT = 20pF.
(4)
For best performance, limit fSCLK/fCLK to ratios of 1, 1/2, 1/4, 1/8, etc.
(5)
tDOHD (DOUT hold time) and tDIHD (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and
ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is
> 4ns.
(6)
DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 1.7V to 1.9V.
8
Submit Documentation Feedback
© 2007–2011, Texas Instruments Incorporated
Product Folder Link(s): ADS1274 ADS1278



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com