| Electronic Components Datasheet Search |
|
GR712RC Datasheet(PDF) 21 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
GR712RC Datasheet(HTML) 21 Page - Aeroflex Circuit Technology |
|
21 / 48 page ![]() AEROFLEX GAISLER 21 GR712RC-DS Copyright Aeroflex Gaisler AB February 2013, Issue 2.0 2.4 AC electrical performance characteristics All measured AC parameters have been tested with a 50 pF - 70 pF capacitive load on the outputs. Transition time measurements have been tested at a voltage level of 1.4 V. Equivalent load chart is provided in the product specification [PS.] 2.4.1 Clock The timing waveforms and timing parameters are shown in figure 3 and are defined in table 11. Table 11. Timing parameters (VDD = 1.8 V +/- 0.15 V, VDDIO = 3.3 V +/- 0.3 V, Tcase = -55˚C to +125˚C) Name Parameter Reference Min Max Unit TINCLK input clock period without DLL INCLK 10 - ns FINCLK input clock frequency without DLL 2) INCLK - 100 MHz TINCLK_HIGH input clock high phase without DLL 5) INCLK 4.5 ns TINCLK_LOW input clock low phase without DLL 5) INCLK 4.5 ns TINCLK input clock period with DLL 1) INCLK 20 22 3) ns FINCLK input clock frequency with DLL 1) 2) INCLK 46 3) 50 MHz DCINCLK input frequency duty cycle with DLL INCLK 35 65 % TINCLK_HIGH input clock high phase with DLL 5) INCLK 7 ns TINCLK_LOW input clock low phase with DLL 5) INCLK 7 ns TCLK internal system clock period 4) 5) 6) - 10 - ns FCLK internal system clock frequency 2) 4) 5) 6) - - 100 MHz Note 1: For the system clock, the DLL provides a times 2 multiplication of the input frequency. Note 2: TINCLK = 1/FINCLK, TCLK = 1/FCLK Note 3: Parameter not measured during production test. Note 4: Applies to the system clock only (i.e. processor and AMBA clock) only. SpaceWire clocks are dis- cussed in section 2.4.9. Note 5: The maximum internal system clock frequency is specified by the parameters TCLK and FCLK. The parameters TINCLK and FINCLK specify the what the clock input pin and the DLL can support, and not what the internal logic can support. Note 6: The internal system clock frequency is limited by the timing of the memory interface towards external synchronous memory components. Figure 3. Timing waveforms INCLK TINCLK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |