AT90USB646 datasheet(209/456 Pages) ATMEL

209 / 456 page

209

7593L–AVR–09/12

AT90USB64/128

mal USART operation. The MSPIM is enabled when both UMSELn bits are set to one. The

UDORDn, UCPHAn, and UCPOLn can be set in the same write operation where the MSPIM is

enabled.

• Bit 5:3 - Reserved Bits in MSPI mode

When in MSPI mode, these bits are reserved for future use. For compatibility with future devices,

these bits must be written to zero when UCSRnC is written.

• Bit 2 - UDORDn: Data Order

When set to one the LSB of the data word is transmitted first. When set to zero the MSB of the

data word is transmitted first. Refer to the Frame Formats section page 4 for details.

• Bit 1 - UCPHAn: Clock Phase

The UCPHAn bit setting determine if data is sampled on the leasing edge (first) or tailing (last)

edge of XCKn. Refer to the SPI Data Modes and Timing section page 4 for details.

• Bit 0 - UCPOLn: Clock Polarity

The UCPOLn bit sets the polarity of the XCKn clock. The combination of the UCPOLn and

UCPHAn bit settings determine the timing of the data transfer. Refer to the SPI Data Modes and

Timing section page 4 for details.

20.6.5

UBRRnL and UBRRnH – USART MSPIM Baud Rate Registers

The function and bit description of the baud rate registers in MSPI mode is identical to normal

USART operation. See “UBRRLn and UBRRHn – USART baud rate registers” on page 197.

20.7

AVR USART MSPIM vs. AVR SPI

The USART in MSPIM mode is fully compatible with the AVR SPI regarding:

• Master mode timing diagram.

• The UCPOLn bit functionality is identical to the SPI CPOL bit

• The UCPHAn bit functionality is identical to the SPI CPHA bit

• The UDORDn bit functionality is identical to the SPI DORD bit

However, since the USART in MSPIM mode reuses the USART resources, the use of the

USART in MSPIM mode is somewhat different compared to the SPI. In addition to differences of

the control register bits, and that only master operation is supported by the USART in MSPIM

mode, the following features differ between the two modules:

• The USART in MSPIM mode includes (double) buffering of the transmitter. The SPI has no

buffer

• The USART in MSPIM mode receiver includes an additional buffer level

• The SPI WCOL (Write Collision) bit is not included in USART in MSPIM mode

Table 20-3.

UMSELn bits settings.

UMSELn1

UMSELn0

Mode

Asynchronous USART

Synchronous USART

(Reserved)

Master SPI (MSPIM)

AT90USB646 Datasheet(PDF) 209 Page - ATMEL Corporation

AT90USB646 Datasheet(HTML) 209 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL