Electronic Components Datasheet Search
  English  ▼

X  

AD9249 Datasheet(PDF) 7 Page - Analog Devices

Part # AD9249
Description  16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9249 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD9249 Datasheet HTML 3Page - Analog Devices AD9249 Datasheet HTML 4Page - Analog Devices AD9249 Datasheet HTML 5Page - Analog Devices AD9249 Datasheet HTML 6Page - Analog Devices AD9249 Datasheet HTML 7Page - Analog Devices AD9249 Datasheet HTML 8Page - Analog Devices AD9249 Datasheet HTML 9Page - Analog Devices AD9249 Datasheet HTML 10Page - Analog Devices AD9249 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 36 page
background image
Data Sheet
AD9249
Rev. 0 | Page 7 of 36
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 4.
Parameter1, 2
Symbol
Temp
Min
Typ
Max
Unit
CLOCK3
Input Clock Rate
Full
10
520
MHz
Conversion Rate
Full
10
65
MSPS
Clock Pulse Width High
tEH
Full
7.69
ns
Clock Pulse Width Low
tEL
Full
7.69
ns
OUTPUT PARAMETERS3
Propagation Delay
tPD
Full
1.5
2.3
3.1
ns
Rise Time (20% to 80%)
tR
Full
300
ps
Fall Time (20% to 80%)
tF
Full
300
ps
FCO±1, FCO±2 Propagation Delay
tFCO
Full
1.5
2.3
3.1
ns
DCO±1, DCO±2 Propagation Delay4
tCPD
Full
tFCO + (tSAMPLE/28)
ns
DCO±1, DCO±2 to Data Delay4
tDATA
Full
(tSAMPLE/28) − 300
(tSAMPLE/28)
(tSAMPLE/28) + 300
ps
DCO±1, DCO±2 to FCO±1, FCO±2 Delay4
tFRAME
Full
(tSAMPLE/28) − 300
(tSAMPLE/28)
(tSAMPLE/28) + 300
ps
Data to Data Skew
tDATA-MAX − tDATA-MIN
Full
±50
±200
ps
Wake-Up Time (Standby)
25°C
35
μs
Wake-Up Time (Power-Down)5
25°C
375
μs
Pipeline Latency
Full
16
Clock
cycles
APERTURE
Aperture Delay
tA
25°C
1
ns
Aperture Uncertainty (Jitter)
tJ
25°C
135
fs rms
Out-of-Range Recovery Time
25°C
1
Clock
cycles
1
See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2
Measured on standard FR-4 material.
3
Adjustable using the SPI.
4
tSAMPLE/28 is based on the number of bits, divided by 2, because the delays are based on half duty cycles. tSAMPLE = 1/fSAMPLE.
5
Wake-up time is defined as the time required to return to normal operation from power-down mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com