AD9249 datasheet(9/36 Pages) AD

9 / 36 page

Data Sheet

AD9249

Rev. 0 | Page 9 of 36

TIMING SPECIFICATIONS

Table 5.

Parameter

Description

Limit

Unit

SYNC TIMING REQUIREMENTS

tSSYNC

SYNC to rising edge of CLK+ setup time

0.24

ns typ

tHSYNC

SYNC to rising edge of CLK+ hold time

0.40

ns typ

SPI TIMING REQUIREMENTS

See Figure 50

tDS

Setup time between the data and the rising edge of SCLK

ns min

tDH

Hold time between the data and the rising edge of SCLK

ns min

tCLK

Period of the SCLK

ns min

Setup time between CSB1/CSB2 and SCLK

ns min

Hold time between CSB1/CSB2 and SCLK

ns min

tHIGH

SCLK pulse width high

ns min

tLOW

SCLK pulse width low

ns min

tEN_SDIO

Time required for the SDIO pin to switch from an input to an output

relative to the SCLK falling edge (not shown in Figure 50)

ns min

tDIS_SDIO

Time required for the SDIO pin to switch from an output to an input

relative to the SCLK rising edge (not shown in Figure 50)

ns min

SYNC Timing Diagram

Figure 5. SYNC Input Timing Requirements

SYNC

CLK+

tHSYNC

tSSYNC

AD9249 Datasheet(PDF) 9 Page - Analog Devices

AD9249 Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL