Electronic Components Datasheet Search
  English  ▼

X  

CS22250 Datasheet(PDF) 31 Page - Cirrus Logic

Part # CS22250
Description  WIRELESS 10BT CONTROLLER
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS22250 Datasheet(HTML) 31 Page - Cirrus Logic

Back Button CS22250 Datasheet HTML 24Page - Cirrus Logic CS22250 Datasheet HTML 25Page - Cirrus Logic CS22250 Datasheet HTML 26Page - Cirrus Logic CS22250 Datasheet HTML 27Page - Cirrus Logic CS22250 Datasheet HTML 28Page - Cirrus Logic CS22250 Datasheet HTML 29Page - Cirrus Logic CS22250 Datasheet HTML 30Page - Cirrus Logic CS22250 Datasheet HTML 31Page - Cirrus Logic CS22250 Datasheet HTML 32Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 31 / 32 page
background image
CS22250 Wireless 10BT Controller
31 of 32
DS551PP2
Rev. 3.0
www.cirrus.com
Table 11. Radio MAC AC Timings – RFMD Modes
Parameter
Parameter Description
Min
Max
Units
tdBBRNW
BBRNW output delay from falling BBSCLK
6.7
ns
tdnBBCS
nBBCS output delay from falling BBSCLK
110.79
ns
tdBBSDX
BBSDX output delay from falling BBSCLK
7.0
ns
TsuBBSDX
BBSDX setuptorisingedge of BBSCLK
14.5
ns
ThBBSDX
BBSDX hold from rising edge of BBSCLK
0.0
ns
tdTXD
TXD output delay from rising TXCLK
(SMAC Mode)
33.5
ns
tdTXD
TXD output delay from rising TXCLK
(RMAC Mode)
15.4
ns
TsuRXD
RXD setuptorisingedgeof RXCLK
1.0
ns
ThRXD
RXD hold from rising edge of RXCLK
1.8
ns
TsuMDRDY
MDRDY setup to falling edge of RXCLK
2
ns
ThMDRDY
MDRDY hold from falling edge of RXCLK
1
ns
tdTXPEBB
TXPEBB output delay from rising TXCLK
15.0
ns
tdRXPEBB
RXPEBB output delay from rising RXCLK
16.0
ns
TsuTXRDY
TXRDY setup to falling edge of TXCLK
6.5
ns
ThTXRDY
TXRDY hold from falling edge of TXCLK
0
ns
Notes:
1.
CCA signal is double synchronized to ARMCLKIN.
2.
ARMCLK must be at least 4 times the TXCLK and RXCLK frequency.
3.
TXD delay in 802.11b mode is the result of sampling the TXCLK with the ctlclk, therefore the
maximum delay is equal to two ctlclk periods plus the flop-to-output delay. In this table, ctlclk is
assumed to have a 13 ns period.
4.
BBNCS output delay = [(1/ARMCLK freq)*ceiling(SER_CLK_DIV/2)] + 7ns, the specified value is
based on ARMCLK of 77 Mhz and SER_CLK_DIV=8.
Table 12. Package Specifications
Symbol
Parameter
Value
Units
θJC
Junction-to-Case Thermal
Resistance
2.5
°C/W
θJA
Junction-to-Open Air
Thermal Resistance
26.9
°C/W
TJ_MAX
Max Junction Temperature
105
°C
Notes:
1. ARMCLK / MEMCLK = 77MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com