Electronic Components Datasheet Search
  English  ▼

X  

CS4215 Datasheet(PDF) 9 Page - Cirrus Logic

Part # CS4215
Description  16-Bit Multimedia Audio Codec
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4215 Datasheet(HTML) 9 Page - Cirrus Logic

Back Button CS4215 Datasheet HTML 5Page - Cirrus Logic CS4215 Datasheet HTML 6Page - Cirrus Logic CS4215 Datasheet HTML 7Page - Cirrus Logic CS4215 Datasheet HTML 8Page - Cirrus Logic CS4215 Datasheet HTML 9Page - Cirrus Logic CS4215 Datasheet HTML 10Page - Cirrus Logic CS4215 Datasheet HTML 11Page - Cirrus Logic CS4215 Datasheet HTML 12Page - Cirrus Logic CS4215 Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 52 page
background image
1 Vrms. The CMOUT reference level is used to
level shift the signal. This level shifting allows
the line inputs to be DC coupled into the
CS4215. Minimum ADC offset results when the
line inputs are DC coupled (see Analog Charac-
teristics Table).
Figure 3 shows an AC coupled input circuit for
signals centered around 0 Volts. The anti-alias-
ing RC filter presents a low impedance at high
frequencies and should be driven by a low im-
pedance source.
Microphone Level Inputs
Internal amplifiers with a programmable 20 dB
gain block are provided for the microphone level
inputs, MINR and MINL. Figure 4 shows a sin-
gle-ended input microphone pre-amplifier stage
with a gain of 23 dB. AC coupling is mandatory
for these inputs since any DC offset on the input
will be amplified by the codec.
The 20 dB gain block may be disabled using the
MLB bit in Control Time Slot 1.
When dis-
abled, the inputs become line level with full
scale inputs of 1 Vrms.
Adjustable Input Gain
The signals from the microphone or the line in-
puts are routed to a programmable gain circuit
which provides up to 22.5 dB of gain in 1.5 dB
steps. Level changes only take effect on zero
crossings to minimize audible artifacts, often re-
ferred to as "zipper noise". The requested level
change is forced if no zero crossing is found af-
ter 511 frames (10.6 ms at a 48 kHz frame rate).
A separate zero crossing detector exists for each
channel.
Analog Outputs
The analog outputs of the DACs are routed via
an attenuator to a pair of line outputs, a pair of
MINR
1 uF
C6
+
C5
2
3
VA+
8
0.1 uF
C4
560 pF
10 uF
+
R6
2.2 k
R4
22.1 k
4
1 uF
+
R5
50 k
MINL
1 uF
+
C2
6
5
C1
560 pF
R3
2.2 k
R1
22.1 k
150
10 uF
+
R2
50 k
NPO
NPO
C3
CMOUT
C47
C8
1
7
R57
(Mono)
U2
MC33078 or
C7
C46
MC33178
A =20 dB
0.47 uF
C48
0.01 uF
NPO
150
R56
0.01 uF
NPO
Microphone
Input Left
(pin 17)
Microphone
Input Right
(pin 15)
0.47 uF
C45
Figure 4. Optional Microphone Input Buffer
CS4215
DS76F2
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com