Electronic Components Datasheet Search
  English  ▼

X  

DS2182 Datasheet(PDF) 8 Page - Dallas Semiconductor

Part # DS2182
Description  T1 Line Monitor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2182 Datasheet(HTML) 8 Page - Dallas Semiconductor

Back Button DS2182 Datasheet HTML 4Page - Dallas Semiconductor DS2182 Datasheet HTML 5Page - Dallas Semiconductor DS2182 Datasheet HTML 6Page - Dallas Semiconductor DS2182 Datasheet HTML 7Page - Dallas Semiconductor DS2182 Datasheet HTML 8Page - Dallas Semiconductor DS2182 Datasheet HTML 9Page - Dallas Semiconductor DS2182 Datasheet HTML 10Page - Dallas Semiconductor DS2182 Datasheet HTML 11Page - Dallas Semiconductor DS2182 Datasheet HTML 12Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 25 page
background image
DS2182A
8 of 25
FECR: FRAME ERROR COUNT REGISTER Figure 7
MSB
LSB
FE7
FE6
FE5
FE4
FE3
FE2
FE1
FE0
SYMBOL
POSITION
NAME AND DESCRIPTION
FE7
FECR.7
MSB of frame error count
FFE0
FECR.0
LSB of frame error count
The Frame Error Count Register (FECR) is an 8-bit pre-settable counter that records individual frame bit
errors.
In the 193E mode (RCR2.4 = 1), the FECR records bit errors in the FPS framing pattern
(001011). In the 193S mode (RCR2.4 = 0), the FECR records bit errors in both the FT (101010) and FS
(001110) framing patterns if RCR1.3 is set. If RCR1.3 is cleared, then the FECR only records bit errors in
the FT pattern. This 8-bit counter saturates at 255 and generates an interrupt for each occurrence after
saturation if RIMR2.3 is set. The count is disabled during a loss of sync condition (RLOS = 1).
RSR1: RECEIVE STATUS REGISTER 1 Figure 8
MSB
LSB
8ZD
16ZD
RCL
RYEL
RLOS
B8ZSD
RBL
COFA
SYMBOL
POSITION
NAME AND DESCRIPTION
8ZD
RSR1.7
8 Zero Detect. Set when a string of eight consecutive 0s has
been received at RPOS and RNEG.
16ZD
RSR1.6
16 Zero Detect. Set when a string of 16 consecutive 0s has
been received at RPOS and RNEG.
RCL
RSR1.5
Receive Carrier Loss. Set when a string of 192 consecutive 0s has
been received at RPOS and RNEG. Cleared when 14 or more ones
out of 112 possible bit positions are received.
RYEL
RSR1.4
Receive Yellow Alarm. Set when yellow alarm is detected. The
format of yellow alarm is determined by RCR2.3 and RCR2.4.
RLOS
RSR1.3
Receive Loss of Sync. Set when resync is in progress.
B8ZSD
RSR1.2
B8ZS Code Word Detect. Set when a B8ZS code word is
received at RPOS and RNEG independent of whether the B8ZS
mode is enabled or not (RCR2.2).
RBL
RSR1.1
Receive Blue Alarm. Set when over a 3 ms window, 5 or less
zeros are received. Cleared when over a 3 ms window, 6 or more
zeros are received.
COFA
RSR1.0
Change of Frame Alignment. Set when the last resync resulted in
a change of frame or multiframe alignment.
NOTE:
1. Alarm 8ZD and 16ZD are cleared on the next occurrence of a 1 at RPOS and RNEG.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com