| Electronic Components Datasheet Search |
|
LP5526 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5526 Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 39 page ![]() SW GND_SW MAIN GND_WLED SUB GND_RGB RLED GLED BLED FB VDD1 D A 8-Bit IDAC 8-Bit IDAC MCU SCL SDA LDO BIAS REF THSD POR OSC I 2C BRIGHTNESS CONTROL CONTROL BG BOOST PWM NRST VDDIO IRGB IRT VDDA VREF VDD2 Logic supply GND GPIO[0]/PWM GPIO[1] GPIO[2] D A Li-Ion Battery or Charger = 150 mA = 8V...20 V 10 é F L1 10 PH SUB BACKLIGHT 0...25 mA/LED MAIN BACKLIGHT 0...25 mA/LED 100 nF D1 100 nF 100 nF 1 PF 2 x 4.7 éF 100 pF 390: Optional EMI FILTER, close to SW pin COUT IMAX VOUT RSW CSW CVDDA CIN CVDD CVREF RRGB RRT RSDA VDDIO CVDDIO FLASH 0...150mA 82k: LP5526 SNVS431C – FEBRUARY 2006 – REVISED JULY 2009 www.ti.com Electrical Characteristics (1) (2) Limits in standard typeface are for TJ = 25º C. Limits in boldface type apply over the operating ambient temperature range (- 30ºC < TA < +85ºC). Unless otherwise noted, specifications apply to the LP5526 Block Diagram with: VDD1,2 = 3.0 ... 5.5V, CVDD = CVDDIO = 100nF, COUT = 2 x 4.7µF, CIN = 10µF, CVDDA = 1µF, CVREF = 100nF, L1 = 10µH, RRGB = 2.4kΩ and RRT = 82k Ω. (3) Symbol Parameter Condition Min Typ Max Units IVDD Standby supply current NSTBY = L 1.7 7 µA (VDD1, VDD2) Register 0DH=08H (4) No-boost supply current NSTBY = H, 300 800 µA (VDD1, VDD2) EN_BOOST = L No-load supply current NSTBY = H, EN_BOOST = H 780 1300 uA (VDD1, VDD2) Autoload OFF VDDA Output voltage of internal LDO IVDDA = 1mA 2.80 V -3 +3 % VREF Reference voltage (5) 1.23 V (1) All voltages are with respect to the potential at the GND pins. (2) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm. (3) Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics. (4) Boost output voltage set to 8V (08H in register 0DH) to prevent any unnecessary current consumption. (5) No external loading allowed for VREF pin. Block Diagram 6 Submit Documentation Feedback Copyright © 2006–2009, Texas Instruments Incorporated Product Folder Links: LP5526 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |