Electronic Components Datasheet Search
  English  ▼

X  

ADS42JB49 Datasheet(PDF) 53 Page - Texas Instruments

Click here to check the latest version.
Part # ADS42JB49
Description  Dual-Channel, 14- and 16-Bit, 250-MSPS Analog-to-Digital Converters
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS42JB49 Datasheet(HTML) 53 Page - Texas Instruments

Back Button ADS42JB49 Datasheet HTML 49Page - Texas Instruments ADS42JB49 Datasheet HTML 50Page - Texas Instruments ADS42JB49 Datasheet HTML 51Page - Texas Instruments ADS42JB49 Datasheet HTML 52Page - Texas Instruments ADS42JB49 Datasheet HTML 53Page - Texas Instruments ADS42JB49 Datasheet HTML 54Page - Texas Instruments ADS42JB49 Datasheet HTML 55Page - Texas Instruments ADS42JB49 Datasheet HTML 56Page - Texas Instruments ADS42JB49 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 73 page
background image
CLKP
CLKM
0.1 F
m
CMOS
Clock Input
Device
0.1 F
m
ADS42JB49
ADS42JB69
www.ti.com
SLAS900E – OCTOBER 2012 – REVISED AUGUST 2013
A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-
μF
capacitor, as shown in Figure 91. However, for best performance the clock inputs must be driven differentially,
thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using
a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter.
There is no change in performance with a non-50% duty cycle clock input.
Figure 91. Single-Ended Clock Driving Circuit
DIGITAL GAIN
The device includes gain settings that can be used to obtain improved SFDR performance (compared to no
gain). Gain is programmable from –2 dB to 6 dB (in 0.5-dB steps). For each gain setting, the analog input full-
scale range scales proportionally. Table 10 shows how full-scale input voltage changes when digital gain are
programmed in 1-dB steps. Refer to Table 8 to set digital gain using a serial interface register.
SFDR improvement is achieved at the expense of SNR; for 1 dB increase in digital gain, SNR degrades
approximately between 0.5 dB and 1 dB. Therefore, gain can be used as a trade-off between SFDR and SNR.
Note that the default gain after reset is 0 dB with a 2.0-VPP full-scale voltage.
Table 10. Full-Scale Range Across Gains
DIGITAL GAIN
FULL-SCALE INPUT VOLTAGE
–2 dB
2.5 VPP
(1)
–1 dB
2.2 VPP
0 dB (default)
2.0 VPP
1 dB
1.8 VPP
2 dB
1.6 VPP
3 dB
1.4 VPP
4 dB
1.25 VPP
5 dB
1.1 VPP
6 dB
1.0 VPP
(1)
Shaded cells indicate performance settings used in the Electrical
Characteristics and Typical Characteristics.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
53
Product Folder Links: ADS42JB49 ADS42JB69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com