| Electronic Components Datasheet Search |
|
WM1811A Datasheet(PDF) 132 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM1811A Datasheet(HTML) 132 Page - Wolfson Microelectronics plc |
|
132 / 328 page ![]() WM1811A Production Data w PD, November 2013, Rev 4.1 132 When JACKDET_MODE = 01, LDO1 and LDO2 are disabled. AVDD1 is powered from AVDD2, and DCVDD is powered from DBVDD1. When JACKDET_MODE = 10, LDO1 and LDO2 are disabled. AVDD1 is unpowered, and DCVDD is powered from DBVDD1. Note that, in both modes described above, the LDO1ENA input pin is ignored. The LDO2ENA pin must be asserted (logic ‘1’) to power DCVDD, although LDO2 will operate in a ‘bypass’ mode, connecting DCVDD to DBVDD1. Note that, in both modes described above, the AVDD1 voltage is below the minimum recommended operating level. Analogue or digital audio functions cannot be supported in these modes. Note that the LDO configuration for JACKDET_MODE = 01 or 10 assumes that AVDD1 and DCVDD are powered from LDO1 and LDO2 respectively. If AVDD1 or DCVDD is powered externally (not from the internal LDOs), then these settings of JACKDET_MODE must not be used. If AVDD1 or DCVDD is powered externally (not from the internal LDOs), then the Jack Detect function, when required, should be enabled by setting JACKDET_MODE = 11. The control registers associated with the Jack Detect function are described in Table 77. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1797 (0705h) JACKDET Ctrl 8 JACKDET_DB 1 JACKDETinput de-bounce 0 = Disabled 1 = Enabled 6 JACKDET_LVL 0 JACKDET input status 0 = Jack not detected 1 = Jack is detected R57 (39h) AntiPOP (2) 8:7 JACKDET_MODE 00 JACKDET mode select 00 = Jack Detect disabled 01 = Jack Detect enabled 10 = Jack Detect enabled 11 = Jack Detect enabled MICDET (microphone/accessory detection) is not supported when JACKDET_MODE = 10. Analogue/Digital audio functions are not supported when JACKDET_MODE = 01 or 10. LDO1_DISCH must be set to 0 when JACKDET_MODE=01. Settings 01 and 10 must not be selected if AVDD1 or DCVDD is supplied externally (ie. if LDO1 or LDO2 is not used). Table 77 Jack Detect Control Clocking for the jack detection function is derived from SYSCLK (defined in the “Clocking and Sample Rates” section). The WM1811A can support accessory detection using a low frequency (eg. 32kHz) clock for reduced power consumption. See the “External Accessory Detection Clocking” section below for further details. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |