80960JD datasheet(57/61 Pages) INTEL

57 / 61 page

PRELIMINARY

80960JD

Table 22. Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4)

Address Offset

from Natural

Boundary in Bytes

Accesses on 8-Bit Bus

(WIDTH1:0=00)

Accesses on 16 Bit Bus

(WIDTH1:0=01)

Accesses on 32 Bit

Bus (WIDTH1:0=10)

+0 (aligned)

(n =1, 2, 3, 4)

• n burst(s) of 4 bytes

• case n=1:

burst of 2 short words

• case n=2:

burst of 4 short words

• case n=3:

burst of 4 short words

burst of 2 short words

• case n=4:

2 bursts of 4 short words

• burst of n word(s)

+1 (n =1, 2, 3, 4)

+5 (n = 2, 3, 4)

+9 (n = 3, 4)

+13 (n = 3, 4)

• byte access

• burst of 2 bytes

• n-1 burst(s) of 4 bytes

• byte access

• short-word access

• n-1 burst(s) of 2 short words

• byte access

• short-word access

• n-1 word access(es)

• byte access

+2 (n =1, 2, 3, 4)

+6 (n = 2, 3, 4)

+10 (n = 3, 4)

+14 (n = 3, 4)

• burst of 2 bytes

• n-1 burst(s) of 4 bytes

• burst of 2 bytes

• short-word access

• n-1 burst(s) of 2 short words

• short-word access

• n-1 word access(es)

• short-word access

+3 (n =1, 2, 3, 4)

+7 (n = 2, 3, 4)

+11 (n = 3, 4)

+15 (n = 3, 4)

• byte access

• n-1 burst(s) of 4 bytes

• burst of 2 bytes

• byte access

• n-1 burst(s) of 2 short words

• short-word access

• byte access

• n-1 word access(es)

• short-word access

• byte access

+4 (n = 2, 3, 4)

+8 (n = 3, 4)

+12 (n = 3, 4)

• n burst(s) of 4 bytes

• n burst(s) of 2 short words

• n word access(es)

80960JD Datasheet(PDF) 57 Page - Intel Corporation

80960JD Datasheet(HTML) 57 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL