| Electronic Components Datasheet Search |
|
AD9991 Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9991 Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 60 page ![]() AD9991 –16– VERTICAL TIMING GENERATION The AD9991 provides a very flexible solution for generating vertical CCD timing, and can support multiple CCDs and dif- ferent system architectures. The 6-phase vertical transfer clocks V1–V6 are used to shift each line of pixels into the horizontal output register of the CCD. The AD9991 allows these outputs to be individually programmed into various readout configurations using a four step process. Figure 15 shows an overview of how the vertical timing is gener- ated in four steps. First, the individual pulse patterns for V1–V6 are created by using the vertical pattern group registers. Second, the V-pattern groups are used to build the sequences, where additional information is added. Third, the readout for an entire field is constructed by dividing the field into different regions and then assigning a sequence to each region. Each field can contain up to seven different regions to accommodate different steps of the readout such as high speed line shifts and unique vertical line transfers. Up to six different fields may be created. Finally, the Mode register allows the different fields to be combined into any order for various readout configurations. REGION 0: USE V-SEQUENCE 3 REGION 1: USE V-SEQUENCE 2 REGION 2: USE V-SEQUENCE 1 REGION 0: USE V-SEQUENCE 3 REGION 1: USE V-SEQUENCE 2 REGION 2: USE V-SEQUENCE 1 REGION 0: USE V-SEQUENCE 2 REGION 1: USE V-SEQUENCE 0 REGION 3: USE V-SEQUENCE 0 REGION 4: USE V-SEQUENCE 2 CREATE THE VERTICAL PATTERN GROUPS (MAXIMUM OF 10 GROUPS). BUILD THE V-SEQUENCES BY ADDING LINE START POSITION, # OF REPEATS, AND HBLK/CLPOB PULSES (MAXIMUM OF 10 V-SEQUENCES). V-SEQUENCE 0 (VPAT0, 1 REP) BUILD EACH FIELD BY DIVIDING INTO DIFFERENT REGIONS, AND ASSIGNING A DIFFERENT V-SEQUENCE TO EACH (MAXIMUM OF 7 REGIONS IN EACH FIELD) (MAXIMUM OF 6 FIELDS). V1 V2 V5 V6 V1 V2 V3 V4 FIELD 0 FIELD 1 FIELD 2 REGION 2: USE V-SEQUENCE 3 USE THE MODE REGISTER TO CONTROL WHICH FIELDS ARE USED, AND IN WHAT ORDER (MAXIMUM OF 7 FIELDS MAY BE COMBINED IN ANY ORDER). FIELD 0 FIELD 1 FIELD 2 FIELD 3 FIELD 4 FIELD 5 FIELD 1 FIELD 4 FIELD 2 V4 V3 V5 V6 V-SEQUENCE 1 (VPAT9, 2 REP) V-SEQUENCE 2 (VPAT9, N REP) VPAT 0 V1 V2 V5 V6 V4 V3 V1 V2 V5 V6 V4 V3 V1 V2 V5 V6 V4 V3 VPAT 9 Figure 15. Summary of Vertical Timing Generation REV. 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |