AN2476 datasheet(27/49 Pages) STMICROELECTRONICS

27 / 49 page

AN2476

STR750 library low power mode functions

27/49

Note:

When fetching from internal Flash the max System Cock (CK_SYS) frequency is 60MHz

(64MHz when fetching from SRAM).

The table below describes the allowed combination of MRCC_CKSYS and MRCC_PLL

parameters:

Note:

“x:” allowed combination

“-” : not allowed combination

Example:

/* Set CK_SYS to 60 MHz */

if(MRCC_CKSYSConfig(MRCC_CKSYS_OSC4MPLL, MRCC_PLL_Mul_15) == SUCCESS)

{

/* Place your code here */

}

else

{

/* Add here some code to deal with this error */

}

2.2

MRCC_HCLKConfig

MRCC_CKSYS

MRCC_CKSY

S_FREEOSC

MRCC_CKSY

S_OSC4M

MRCC_CKSY

S_OSC4MPLL

MRCC_CKSY

S_RTC

MRCC_PLL_Disabled

MRCC_PLL_NoChange

MRCC_PLL_Mul_12

MRCC_PLL_Mul_14

MRCC_PLL_Mul_15

MRCC_PLL_Mul_16

Function Name

MRCC_HCLKConfig

Function Prototype

void MRCC_HCLKConfig(u32 MRCC_HCLK)

Behavior Description

Configures the AHB clock (HCLK).

Input Parameter

MRCC_HCLK: defines the AHB clock. This clock is derived from the

system clock(CK_SYS).

Refer to section “MRCC_HCLK” for more details on the allowed values

of this parameter.

Output Parameter

None

Return Parameter

None

Required preconditions

None

Called functions

None

AN2476 Datasheet(PDF) 27 Page - STMicroelectronics

AN2476 Datasheet(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL