PM0056 datasheet(111/156 Pages) STMICROELECTRONICS

111 / 156 page

DocID15491 Rev 5

111/156

PM0056

Core peripherals

In STM32 implementations, the shareability and cache policy attributes do not affect the

system behavior. However, using these settings for the MPU regions can make the

application code more portable. The values given are for typical situations.

Note:

The MPU attributes don't affect DMA data accesses to the memory/peripherals address

spaces. therefore, in order to protect the memory areas against inadvertent DMA accesses,

the MPU must control the SW/CPU access to the DMA registers.

4.2.5

MPU type register (MPU_TYPER)

Address offset: 0x00

Reset value: 0x0000 0800

Required privilege: Privileged

The MPU_TYPER register indicates whether the MPU is present, and if so, how many

regions it supports.

Table 38. Memory region attributes for STM32

Memory region

TEX

Memory type and attributes

Flash memory

b000

Normal memory, Non-shareable,

write-through

Internal SRAM

b000

Normal memory, Shareable, write-

through

External SRAM

b000

Normal memory, Shareable, write-

back, write-allocate

Peripherals

b000

Device memory, Shareable

3029

Reserved

IREGION[7:0]

rrrr

DREGION[7:0]

Reserved

SEPA

RATE

rrrr

Bits 31:24

Reserved, forced by hardware to 0.

Bits 23:16

IREGION[7:0]: Number of MPU instruction regions.

These bits indicates the number of supported MPU instruction regions.

Always contains 0x00. The MPU memory map is unified and is described by the DREGION

field.

PM0056 Datasheet(PDF) 111 Page - STMicroelectronics

PM0056 Datasheet(HTML) 111 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL