Electronic Components Datasheet Search
  English  ▼

X  

UPD75402ACT Datasheet(PDF) 24 Page - NEC

Part # UPD75402ACT
Description  4 BIT SINGLE-CHIP MICROCOMPUTER
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD75402ACT Datasheet(HTML) 24 Page - NEC

Back Button UPD75402ACT Datasheet HTML 20Page - NEC UPD75402ACT Datasheet HTML 21Page - NEC UPD75402ACT Datasheet HTML 22Page - NEC UPD75402ACT Datasheet HTML 23Page - NEC UPD75402ACT Datasheet HTML 24Page - NEC UPD75402ACT Datasheet HTML 25Page - NEC UPD75402ACT Datasheet HTML 26Page - NEC UPD75402ACT Datasheet HTML 27Page - NEC UPD75402ACT Datasheet HTML 28Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 48 page
background image
24
µPD75402A(A)
Table 8-1 Hardware Statuses after Reset Operations
Hardware
Program counter (PC)
PSW
Carry flag (CY)
Skip flag (SK0 - SK2)
Interrupt status flag (IST0)
Stack pointer (SP)
Data memory (RAM)
General register (X, A, H, L)
RESET input during operations
Set the three low-order bits of
address 000H in program
memory in PC bits 10 to 8 and
set the contents of address
001H in PC bits 7 to 0.
Undefined
0
0
Undefined
Undefined
Undefined
Undefined
0
Undefined
0
0
Undefined
0
0
Reset (0)
0
0
0
Off
Cleared (0)
0
0
Used as inputs
•
High level when pull-up
resistor is built in
•
High impedance when
open drain is used in the
internal circuit
RESET input in standby mode
Set the three low-order bits of
address 000H in program
memory in PC bits 10 to 8 and
set the contents of address
001H in PC bits 7 to 0.
Retained
0
0
Undefined
Retained Note
Retained
Undefined
0
Retained
0
0
Retained
0
0
Reset (0)
0
0
0
Off
Cleared (0)
0
0
Used as inputs
•
High level when pull-up
resistor is built in
•
High impedance when
open drain is used in the
internal circuit
Counter (BT)
Mode register (BTM)
Shift register (SIO)
Operation mode register (CSIM)
SBI control register (SBIC)
Slave address register (SVA)
Processor clock control register
(PCC)
Clock output mode register
(CLOM)
Interrupt request flag (IRQ
×××)
Interrupt enable flag (IE
×××)
Interrupt master enable flag
(IME)
INT0 mode register (IM0)
Output buffer
Output latch
I /O mode register
(PMGA, PMGB)
Pull-up resistor specification
register (POGA)
P00 - P03, P10, P12, P20 - P23,
P30 - P33, P60 - P63
P50 - P53
Basic interval
timer
Serial
interface
Clock genera-
tor and clock
output circuit
Interrupt
Digital I/O
port
States of pins
Note Data in the data memory whose addresses are 38H to 3DH is not defined when the standby mode
is released by the RESET input signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com