Electronic Components Datasheet Search
  English  ▼

X  

S1004 Datasheet(PDF) 16 Page - Seiko Instruments Inc

Part # S1004
Description  BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING)
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SII [Seiko Instruments Inc]
Direct Link  http://www.sii.co.jp
Logo SII - Seiko Instruments Inc

S1004 Datasheet(HTML) 16 Page - Seiko Instruments Inc

Back Button S1004 Datasheet HTML 12Page - Seiko Instruments Inc S1004 Datasheet HTML 13Page - Seiko Instruments Inc S1004 Datasheet HTML 14Page - Seiko Instruments Inc S1004 Datasheet HTML 15Page - Seiko Instruments Inc S1004 Datasheet HTML 16Page - Seiko Instruments Inc S1004 Datasheet HTML 17Page - Seiko Instruments Inc S1004 Datasheet HTML 18Page - Seiko Instruments Inc S1004 Datasheet HTML 19Page - Seiko Instruments Inc S1004 Datasheet HTML 20Page - Seiko Instruments Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 42 page
background image
BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) VOLTAGE DETECTOR WITH SENSE PIN
S-1004 Series
Rev.2.1_00
Seiko Instruments Inc.
16
Operation
1. Basic operation
1. 1 S-1004 Series NA / NB type
(1) When the power supply voltage (VDD) is the minimum operation voltage or higher, and the SENSE pin voltage
(VSENSE) is the release voltage (
+VDET) or higher, the Nch transistor is turned off to output VDD ("H") when the
output is pulled up. Since the Nch transistor (N1) is turned off, the input voltage to the comparator is
(RB
+ RC ) • VSENSE
RA
+ RB + RC
.
(2) Even if VSENSE decreases to
+VDET or lower, VDD is output when VSENSE is higher than the detection voltage
(
−VDET).
When VSENSE decreases to
−VDET or lower (point A in Figure 23), the Nch transistor is turned on. And then VSS
("L") is output from the OUT pin after the elapse of the detection delay time (tDET).
At this time, N1 is turned on, and the input voltage to the comparator is
RB
• VSENSE
RA
+ RB
.
(3) Even if VSENSE further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is
stable when VDD is minimum operation voltage or higher.
(4) Even if VSENSE exceeds
−VDET, VSS is output when VSENSE is lower than +VDET.
(5) When VSENSE increases to
+VDET or higher (point B in Figure 23), the Nch transistor is turned off. And then VDD
is output from the OUT pin after the elapse of the release delay time (tRESET) when the output is pulled up.
VSS
*1
*1
VREF
−
+
OUT
VDD
*1
SENSE
N1
RB
RC
RA
VDD
V
+
R
100 k
Ω
VSENSE
Nch
Delay
circuit
*1
CD
CD
*1.
Parasitic diode
Figure 22 Operation of S-1004 Series NA / NB Type
A
B
VSENSE
VSS
VDD
VSS
(1)
(2) (3)
(5)
(4)
tDET
tRESET
Hysteresis width
(VHYS)
Minimum operation voltage
Output from OUT pin
Release voltage (
+VDET)
Detection voltage (
−VDET)
Figure 23 Timing Chart of S-1004 Series NA / NB Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com