AM4376 datasheet(167/261 Pages) TI

167 / 261 page

AM4376, AM4377, AM4378, AM4379

www.ti.com

SPRS851B – JUNE 2014 – REVISED APRIL 2015

5.12.8.1.3 GPMC and NAND Flash—Asynchronous Mode

Table 5-46 and Table 5-47 assume testing over the recommended operating conditions and electrical

characteristic conditions below (see Figure 5-44 through Figure 5-47).

Table 5-45. GPMC and NAND Flash Timing Conditions—Asynchronous Mode

TIMING CONDITION PARAMETER

MIN

TYP

MAX

UNIT

Input Conditions

Input signal rise time

0.3

1.8

Input signal fall time

0.3

1.8

Output Condition

CLOAD

Output load capacitance

Table 5-46. GPMC and NAND Flash Internal Timing Parameters—Asynchronous Mode(1)(2)

OPP100

OPP50

NO.

UNIT

MIN

MAX

MIN

MAX

GNFI1

Delay time, output data gpmc_ad[15:0] generation from internal

6.5

functional clock GPMC_FCLK(3)

GNFI2

Delay time, input data gpmc_ad[15:0] capture from internal functional

4.0

clock GPMC_FCLK(3)

GNFI3

Delay time, output chip select gpmc_csn[x] generation from internal

6.5

functional clock GPMC_FCLK(3)

GNFI4

Delay time, output address valid and address latch enable

6.5

gpmc_advn_ale generation from internal functional clock

GPMC_FCLK(3)

GNFI5

Delay time, output lower-byte enable and command latch enable

6.5

gpmc_be0n_cle generation from internal functional clock

GPMC_FCLK(3)

GNFI6

Delay time, output enable gpmc_oen generation from internal functional

6.5

clock GPMC_FCLK(3)

GNFI7

Delay time, output write enable gpmc_wen generation from internal

6.5

functional clock GPMC_FCLK(3)

GNFI8

Skew, functional clock GPMC_FCLK(3)

100

(1) Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.

(3) GPMC_FCLK is general-purpose memory controller internal functional clock.

Table 5-47. GPMC and NAND Flash Timing Requirements—Asynchronous Mode

OPP100

OPP50

NO.

UNIT

MIN

MAX

MIN

MAX

GNF12(1)

tacc(d)

Access time, input data gpmc_ad[15:0]

J(2)

(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC

functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the

active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2) J = AccessTime * (TimeParaGranularity + 1) * GPMC_FCLK(3)

(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

Specifications

167

Submit Documentation Feedback

Product Folder Links: AM4376 AM4377 AM4378 AM4379

AM4376 Datasheet(PDF) 167 Page - Texas Instruments

AM4376 Datasheet(HTML) 167 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL