Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 253 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  AM572x SitaraTM Processors
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM5728 Datasheet(HTML) 253 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 249Page - Texas Instruments AM5728 Datasheet HTML 250Page - Texas Instruments AM5728 Datasheet HTML 251Page - Texas Instruments AM5728 Datasheet HTML 252Page - Texas Instruments AM5728 Datasheet HTML 253Page - Texas Instruments AM5728 Datasheet HTML 254Page - Texas Instruments AM5728 Datasheet HTML 255Page - Texas Instruments AM5728 Datasheet HTML 256Page - Texas Instruments AM5728 Datasheet HTML 257Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 253 / 415 page
background image
gpmc_clk
gpmc_csi
gpmc_a[2 :1]
7
gpmc_
1
ben
gpmc_ben0
gpmc_
_ale
advn
gpmc_wen
gpmc_ad[15:0]
gpmc_waitj
DIR
Address
D 0
D 1
D 2
D 3
OUT
F4
F15
F15
F15
F1
F1
F2
F6
F8
F8
F0
F3
F17
F17
F17
F9
F6
F17
F17
F17
F18
F20
F14
F14
F22
F21
SPRS91v_GPMC_06
AM5728, AM5726
www.ti.com
SPRS915O – MARCH 2014 – REVISED OCTOBER 2015
Figure 7-12. GPMC / Nonmultiplexed 16bits NOR Flash - Synchronous Burst Write 4x16bits -
(GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 1 to 7.
(2) In gpmc_waitj, j = 0 to 1.
(3) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
7.10.2 GPMC/NOR Flash Interface Asynchronous Timing
CAUTION
The IO Timings provided in this section are only valid for some GPMC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 7-28 and Table 7-29 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 7-13, Figure 7-14, Figure 7-15, Figure 7-16, Figure 7-17, and
Figure 7-18).
Table 7-28. GPMC/NOR Flash Interface Timing Requirements - Asynchronous Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
FA5
tacc(DAT)
Data Maximum Access Time (GPMC_FCLK cycles)
H (1)
cycles
FA20
tacc1-pgmode(DAT)
Page Mode Successive Data Maximum Access Time (GPMC_FCLK
P (2)
cycles
cycles)
Copyright © 2014–2015, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
253
Submit Documentation Feedback
Product Folder Links: AM5728 AM5726



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com