 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DM385 Datasheet(PDF) 233 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DM385 Datasheet(HTML) 233 Page - Texas Instruments |
|
|
233 / 281 page  DM385, DM388 www.ti.com SPRS821D – MARCH 2013 – REVISED DECEMBER 2013 8.13.3.4 Compatible DDR3 Devices Table 8-61 shows the parameters of the DDR3 devices that are compatible with this interface. Generally, the interface is compatible with DDR3 devices in the x8 or x16 widths. Table 8-61. Compatible DDR3 Devices (Per Interface) NO. PARAMETER MIN MAX UNIT 1 DDR3 device speed grade: ≤ 400 MHz clock rate(1) DDR3-800 (2) 2 DDR3 device speed grade: > 400 MHz clock rate(1) DDR3-1600 (2) 3 DDR3 device bit width x8 x16 Bits 4 DDR3 device count(3) 2 4 Devices (1) DDR3 speed grade depends on desired clock rate. Data rate is 2x the clock rate. For DDR3-800, the clock rate is 400 MHz. (2) DDR3 devices with higher speed grades are supported; however, max clock rate will still be limited to 533 MHz as stated in Table 8-59 Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory Controller. (3) For valid DDR3 device configurations and device counts, see Section 8.13.3.3, Figure 8-56, and Figure 8-57. 8.13.3.5 PCB Stackup The minimum stackup for routing the DDR3 interface is a four-layer stack up as shown in Table 8-62. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance SI/EMI performance, or to reduce the size of the PCB footprint. A six-layer stackup is shown in Table 8-63. Complete stackup specifications are provided in Table 8-64. Table 8-62. Minimum PCB Stackup LAYER TYPE DESCRIPTION 1 Signal Top routing mostly vertical 2 Plane Split power plane 3 Plane Full ground plane 4 Signal Bottom routing mostly horizontal Table 8-63. Six-Layer PCB Stackup Suggestion LAYER TYPE DESCRIPTION 1 Signal Top routing mostly vertical 2 Plane Ground 3 Plane Split power plane 4 Plane Split power plane or Internal routing 5 Plane Ground 6 Signal Bottom routing mostly horizontal Copyright © 2013, Texas Instruments Incorporated Peripheral Information and Timings 233 Submit Documentation Feedback Product Folder Links: DM385 DM388 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
