MT8941AP datasheet(6/18 Pages) MITEL

6 / 18 page

MT8941 CMOS

3-48

The operation of DPLL #2 in SINGLE CLOCK-1

mode is identical to SINGLE CLOCK-2 mode,

providing the CEPT and ST-BUS compatible timing

signals synchro-nized to the internal 8 kHz signal

obtained from DPLL#1 in DIVIDE mode.

When

SINGLE CLOCK-1 mode is selected for DPLL #2, it

automatically selects the DIVIDE-1 mode for DPLL

#1, and thus, an external 1.544 MHz clock signal

applied at CVb (pin 21) is divided by DPLL #1 to

generate the internal signal at 8 kHz on to which

DPLL #2 locks.

Similarly when SINGLE CLOCK-2

mode is selected, DPLL #1 is in DIVIDE-2 mode,

with an external signal of 2.048 MHz providing the

internal 8 kHz signal to DPLL #2.

In both these

modes, this internal signal is available on C8Kb (pin

10) and DPLL #2 locks to the falling edge to provide

the CEPT and ST-BUS compatible timing signals.

This is in contrast to the Normal mode where these

timing signals are synchronized with the falling edge

of the 8 kHz signal on C8Kb.

Minor modes of DPLL #2

The minor modes for DPLL #2 depends upon the

status of the mode select bits MS2 and MS3 (pins 7

and 17).

Table 4. Summary of Modes of Operation - DPLL #1 and #2

Mode

Operating Modes

DPLL #1

DPLL #2

000

NORMAL MODE:

Provides the T1 (1.544 MHz) clock

synchronized to the falling edge of the input

frame pulse (F0i).

Properly phase related External 4.096 MHz

clock and 8 kHz frame pulse provide the ST-

BUS clock at 2.048 MHz.

NORMAL MODE

NORMAL MODE:

F0b is an input but has no function in this mode.

001

NORMAL MODE

External 4.096 MHz provides the ST-BUS clock

and Frame Pulse at 2.048 MHz and 8 kHz,

respectively.

001

NORMAL MODE

NORMAL MODE:

Provides the CEPT/ST-BUS compatible timing

signals locked to the 8 kHz input signal (C8Kb).

DIVIDE-1 MODE

Same as mode ‘0’.

DIVIDE-1 MODE

SINGLE CLOCK-1 MODE

F0b is an input but has no function in this mode.

DIVIDE-1 MODE

Same as mode 2.

011

DIVIDE-1 MODE:

Divides the CVb input by 193. The divided

output is connected to DPLL #2.

SINGLE CLOCK-1 MODE:

Provides the CEPT/ST-BUS compatible timing

signals locked to the 8 kHz internal signal

provided by DPLL #1.

NORMAL MODE

Same as mode ‘0’.

100

NORMAL MODE

F0b is an input and DPLL #2 locks on to

it only if it is at 16 kHz to provide the ST-BUS

control signals.

NORMAL MODE

Same as mode 2.

101

NORMAL MODE

FREE-RUN MODE:

Provides the ST-BUS timing signals with no

external inputs except the master clock.

DIVIDE-2 MODE

Same as mode ‘0’.

110

DIVIDE-2 MODE

SINGLE CLOCK-2 MODE:

F0b is an input but has no function in this mode.

DIVIDE-2 MODE

Same as mode 2.

111

DIVIDE-2 MODE:

Divides the CVb input by 256. The divided

output is connected to DPLL#2.

SINGLE CLOCK-2 MODE:

Provides the CEPT/ST-BUS compatible timing

signals locked to the 8 kHz internal signal

provided by DPLL #1.

MT8941AP Datasheet(PDF) 6 Page - Mitel Networks Corporation

MT8941AP Datasheet(HTML) 6 Page - Mitel Networks Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL