Electronic Components Datasheet Search
  English  ▼

X  

SM5906AF Datasheet(PDF) 22 Page - Nippon Precision Circuits Inc

Part # SM5906AF
Description  Shock-proof Memory Controller for Video CD Players
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NPC [Nippon Precision Circuits Inc]
Direct Link  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5906AF Datasheet(HTML) 22 Page - Nippon Precision Circuits Inc

Back Button SM5906AF Datasheet HTML 18Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 19Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 20Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 21Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 22Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 23Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 24Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 25Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 26Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 30 page
background image
NIPPON PRECISION CIRCUITS-22
SM5906AF
Correct data demodulation becomes impossible for
the CD signal processor IC when a disturbance
exceeding the RAM jitter margin occurs. The
YFLAG signal input pin is used to indicate when
such a condition has occurred.
The IC checks the YFLAG input and stops the write
sequence when such a disturbance has occurred,
and then makes FLAG6 active.
The YFLAG check method used changes depend-
ing on the YFLGS flag (85H command).
(see table1)
YFLAG, FLAG6
85H command
FLAG6 set conditions
FLAG6 reset conditions
YFLGS
0
0
When YFLAG = LOW
– By status read (90H command)
1
1
When YFLAG = HIGH
– When MSON = LOW or after system reset
Table 1. YFLAG signal check method
13.3ms
VWA(x)
VWA(x + 1)
YBLKCK
VWA
VWA latch set
WAQV set
Microcontroller data set
Refer to Microcontroller interface
Values shown are for rate fs. The values are 1/2 those shown at rate 2fs.
Fig 2. YBLKCK and VWA relationship
The VWA is determined according to the YBLKCK
pin and WAQV command. Refer to the timing chart
below.
1.YBLKCK is a 75 Hz clock(HIGH for 136
µs) when
used for normal read mode and it is a 150 Hz
clock when used for double-speed read mode,
synchronized to the CD format block end timing.
On the falling edge of this clock, stored compare-
connect write address WA1 is promoted to WA2
and stored.(see note 1).
2.The microcontroller checks the subcode and, if
confirmed to be correct, generates a WAQV com-
mand (80H).
3.When the WAQV command is received, the previ-
ously latched WA2 is stored as the VWA.
(Note 1) WA1, in VCD and SVC modes, is the
DRAM write address of the last sync data input
before the YBLKCK falling edge. In CDDA mode,
update occurs in the same manner so that WA1 is
updated every 588 data samples.
VWA (valid write address)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com