Electronic Components Datasheet Search
  English  ▼

X  

HD3SS3220RNHT Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # HD3SS3220RNHT
Description  USB Type-C DRP Port Controller with SuperSpeed 2:1 MUX
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

HD3SS3220RNHT Datasheet(HTML) 21 Page - Texas Instruments

Back Button HD3SS3220RNHT Datasheet HTML 17Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 18Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 19Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 20Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 21Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 22Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 23Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 24Page - Texas Instruments HD3SS3220RNHT Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 43 page
background image
HD3SS3220
www.ti.com
SLLSES1 – DECEMBER 2015
7.6.3 Connection Status and Control Register (offset = 0x09) [reset = 0x20]
Figure 7. Connection Status and Control Register
7
6
5
4
3
2
1
0
ATTACHED_STATE
CABLE_DIR
INTERRUPT
VCONN
DRP_DUTY_CYCLE
DISABLE
_STATUS
_FAULT
_UFP_
ACCESSORY
R/U
R/U
R/U
R/U
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, R/U = Read/Update
Table 9. Connection Status Register Field Descriptions
Bit
Field
Type
Reset
Description
7:6
ATTACHED_STATE
R/U
2’b00
This is an additional method to communicate attach other than
the ID pin. These bits can be read by the application to
determine what was attached.
00 – Not Attached (Default)
01 – Attached.SRC (DFP)
10 – Attached.SNK (UFP)
11 – Attached to an Accessory
5
CABLE_DIR
R/U
1’b0
Cable orientation. The application can read these bits for cable
orientation information.
0 – CC2
1 – CC1 (Default)
4
INTERRUPT _STATUS
R/U
1’b0
The INT pin will be pulled low whenever a CSR changes. When
a CSR change has occurred this bit should be held at 1 until the
application clears teh bit.
0 – Clear 1 – Interrupt (When INT pulled low, this bit must be
1. This bit will be 1 whenever any CSR have been changed)
3
VCONN _FAULT
R/U
1’b0
Bit is set whenever VCONN overcurrent limit is triggered.
0 – Clear
1 – VCONN fault is detected
2:1
DRP_DUTY_CYCLE
R/W
2’b00
Percentage of time that a DRP shall advertise DFP during tDRP
00 – 30% default
01 – 40%
10 – 50%
11 – 60%
0
DISABLE _UFP_ ACCESSORY
R/W
1’b0
Setting this field will disable UFP accessory support
0 – UFP accessory support enabled (Default)
1 – UFP accessory support disabled
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: HD3SS3220



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com