MSP430F5259_15 datasheet(39/112 Pages) TI1

39 / 112 page

SDA

SCL

HD,DAT

SU,DAT

HD,STA

HIGH

LOW

BUF

HD,STA

SU,STA

SU,STO

MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256

MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252

www.ti.com

SLAS903B – MAY 2013 – REVISED NOVEMBER 2015

5.40 USCI (I

2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

PARAMETER

TEST CONDITIONS

VCC

VIO

(1)

MIN

MAX

UNIT

Internal: SMCLK or ACLK,

fUSCI

USCI input clock frequency

External: UCLK,

fSYSTEM

MHz

Duty cycle = 50% ±10%

fSCL

SCL clock frequency

2.2 V, 3 V

1.62 V to 1.98 V

400

kHz

fSCL ≤ 100 kHz

4.0

tHD,STA

Hold time (repeated) START

2.2 V, 3 V

1.62 V to 1.98 V

µs

fSCL > 100 kHz

0.6

fSCL ≤ 100 kHz

4.7

tSU,STA

Setup time for a repeated START

2.2 V, 3 V

1.62 V to 1.98 V

µs

fSCL > 100 kHz

0.6

tHD,DAT

Data hold time

2.2 V, 3 V

1.62 V to 1.98 V

tSU,DAT

Data setup time

2.2 V, 3 V

1.62 V to 1.98 V

250

fSCL ≤ 100 kHz

4.0

tSU,STO

Setup time for STOP

2.2 V, 3 V

1.62 V to 1.98 V

µs

fSCL > 100 kHz

0.6

Pulse duration of spikes

tSP

2.2 V, 3 V

1.62 V to 1.98 V

600

suppressed by input filter

(1)

In all test conditions, VIO ≤ VCC

Figure 5-17. I2C Mode Timing

Specifications

Submit Documentation Feedback

Product Folder Links: MSP430F5259 MSP430F5258 MSP430F5257 MSP430F5256 MSP430F5255 MSP430F5254

MSP430F5253 MSP430F5252

MSP430F5259 Datasheet(PDF) 39 Page - Texas Instruments

MSP430F5259 Datasheet(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL