MSP430F5259_15 datasheet(13/112 Pages) TI1

13 / 112 page

MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256

MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252

www.ti.com

SLAS903B – MAY 2013 – REVISED NOVEMBER 2015

Table 4-1. Terminal Functions (continued)

TERMINAL

NO.(2)

I/O(1)

SUPPLY

DESCRIPTION

NAME

RGC

ZQE

Reset input active low(7)(8)

RST/NMI(5)

DVIO

Nonmaskable interrupt input(7)

General-purpose digital I/O

P5.2/XT2IN

I/O

DVCC

Input terminal for crystal oscillator XT2(9)

General-purpose digital I/O

P5.3/XT2OUT

I/O

DVCC

Output terminal of crystal oscillator XT2

Test mode pin – Selects four wire JTAG operation

TEST/SBWTCK(10)

DVCC

Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated

General-purpose digital I/O

PJ.0/TDO(11)

I/O

DVCC

JTAG test data output port

General-purpose digital I/O

PJ.1/TDI/TCLK(11)

I/O

DVCC

JTAG test data input or test clock input

General-purpose digital I/O

PJ.2/TMS(11)

I/O

DVCC

JTAG test mode select

General-purpose digital I/O

PJ.3/TCK(11)

I/O

DVCC

JTAG test clock

Reset input active low(12)

RSTDVCC/SBWTDIO(11)

I/O

DVCC

Spy-Bi-Wire data input/output when Spy-Bi-Wire operation

activated

Reserved

N/A

(13)

Reserved

QFN Pad

Pad

N/A

QFN package pad. Connection to VSS recommended.

(7)

This pin is configurable as reset or NMI and resides on the DVIO supply domain. When driven from external, the input swing levels from

DVSS to DVIO are required.

(8)

When this pin is configured as reset, the internal pullup resistor is enabled by default.

(9)

When in crystal bypass mode, XT2IN can be configured so that it can support an input digital waveform with swing levels from DVSS to

DVCC or DVSS to DVIO. In this case, the must pin be configured properly for the intended input swing.

(10) See Section 6.5.1 and Section 6.6 for use with BSL and JTAG functions, respectively.

(11) See Section 6.6 for use with JTAG function.

(12) This nonconfigurable reset resides on the DVCC supply domain and has an internal pullup to DVCC. When driven from external, input

swing levels from DVSS to DVCC are required. This reset must be used for Spy-Bi-Wire communication and is not the same RST/NMI

reset as found on other devices in the MSP430 family. Refer to Section 6.5.1 and Section 6.6 for details regarding the use of this pin.

(13) C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.

Terminal Configuration and Functions

Submit Documentation Feedback

Product Folder Links: MSP430F5259 MSP430F5258 MSP430F5257 MSP430F5256 MSP430F5255 MSP430F5254

MSP430F5253 MSP430F5252

MSP430F5259 Datasheet(PDF) 13 Page - Texas Instruments

MSP430F5259 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL