AD9690 datasheet(4/77 Pages) AD

4 / 77 page

AD9690

Data Sheet

SPECIFICATIONS

DC SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified

maximum sampling rate for each speed grade, AIN = −1.0 dBFS, clock divider = 2, default SPI settings, TA = 25°C, unless otherwise noted.

Table 1.

AD9690-500

AD9690-1000

Parameter

Temperature

Min

Typ

Max

Min

Typ

Max

Unit

RESOLUTION

Full

Bits

ACCURACY

No Missing Codes

Full

Guaranteed

Offset Error

Full

−0.3

+0.3

−0.31

+0.31

% FSR

Gain Error

Full

−6

% FSR

Differential Nonlinearity (DNL)

Full

−0.6

±0.5

+0.7

−0.7

±0.5

+0.8

LSB

Integral Nonlinearity (INL)

Full

−4.5

±2.5

+5.0

−5.7

±2.5

+6.9

LSB

TEMPERATURE DRIFT

Offset Error

25°C

−9

−14

ppm/°C

Gain Error

25°C

±25

±13.8

ppm/°C

INTERNAL VOLTAGE REFERENCE

Voltage

Full

1.0

INPUT-REFERRED NOISE

VREF = 1.0 V

25°C

2.06

2.63

LSB rms

ANALOG INPUTS

Differential Input Voltage Range (Programmable)

Full

1.46

2.06

1.46

1.70

1.94

V p-p

Common-Mode Voltage (VCM)

25°C

2.05

Differential Input Capacitance

25°C

1.5

Analog Input Full Power Bandwidth

25°C

GHz

POWER SUPPLY

AVDD1

Full

1.22

1.25

1.28

1.22

1.25

1.28

AVDD2

Full

2.44

2.5

2.56

2.44

2.5

2.56

AVDD3

Full

3.2

3.3

3.4

3.2

3.3

3.4

AVDD1_SR

Full

1.22

1.25

1.28

1.22

1.25

1.28

DVDD

Full

1.22

1.25

1.28

1.22

1.25

1.28

DRVDD

Full

1.22

1.25

1.28

1.22

1.25

1.28

SPIVDD

Full

1.7

1.8

3.4

1.7

1.8

3.4

IAVDD1

Full

245

286

370

409

IAVDD2

Full

279

343

370

456

IAVDD3

Full

100

IAVDD1_SR

Full

IDVDD1

Full

107

129

159

IDRVDD1

Full

109

181

147

175

ISPIVDD

Full

POWER CONSUMPTION

Total Power Dissipation (Including Output Drivers)1

Full

1.5

2.0

Power-Down Dissipation

Full

600

700

Standby2

Full

900

1100

Default mode. No DDCs used. 500 MSPS is L = 2, M = 1, and F = 1; 1000 MSPS is L = 4, M = 1, and F = 1. Power dissipation on DRVDD changes with lane rate and

number of lanes used. Care must be taken to ensure that the serial line rate for a given configuration is within the supported range of 3.125 Gbps to 12.5 Gbps.

Can be controlled by the SPI.

Rev. 0 | Page 4 of 77

AD9690 Datasheet(PDF) 4 Page - Analog Devices

AD9690 Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL