Electronic Components Datasheet Search
  English  ▼

X  

AD9690 Datasheet(PDF) 69 Page - Analog Devices

Part # AD9690
Description  14-Bit, 1 GSPS/500 MSPS JESD204B, Analog-to-Digital Converter
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9690 Datasheet(HTML) 69 Page - Analog Devices

Back Button AD9690 Datasheet HTML 65Page - Analog Devices AD9690 Datasheet HTML 66Page - Analog Devices AD9690 Datasheet HTML 67Page - Analog Devices AD9690 Datasheet HTML 68Page - Analog Devices AD9690 Datasheet HTML 69Page - Analog Devices AD9690 Datasheet HTML 70Page - Analog Devices AD9690 Datasheet HTML 71Page - Analog Devices AD9690 Datasheet HTML 72Page - Analog Devices AD9690 Datasheet HTML 73Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 77 page
background image
Data Sheet
AD9690
Reg
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Notes
0x271
Signal
Monitor
Period
Register 0
Signal monitor period, Bits[7:0]
0x80
In deci-
mated
output
clock
cycles
0x272
Signal
Monitor
Period
Register 1
Signal monitor period, Bits[15:8]
0x00
In deci-
mated
output
clock
cycles
0x273
Signal
Monitor
Period
Register 2
Signal monitor period, Bits[23:16]
0x00
In deci-
mated
output
clock
cycles
0x274
Signal
monitor
result control
0
0
0
Result
update
1 = update
results (self
clear)
0
0
0
Result
selection
0 =
reserved
1 = peak
detector
0x01
0x275
Signal
Monitor
Result
Register 0
Signal monitor result, Bits[7:0]
When Register 0x0274[0] = 1, result bits [19:7] = peak detector absolute value [12:0]; result bits [6:0] = 0
Read
only
Updated
based on
Reg.
0x274[4]
0x276
Signal
Monitor
Result
Register 1
Signal monitor result, Bits[15:8]
Read
only
Updated
based on
Reg.
0x274[4]
0x277
Signal
Monitor
Result
Register 1
0
0
0
0
Signal monitor result, Bits[19:16]
Read
only
Updated
based on
Reg.
0x274[4]
0x278
Signal
monitor
period
counter
result
Period count result, Bits[7:0]
Read
only
Updated
based on
Reg.
0x274[4]
0x279
Signal
monitor
SPORT over
JESD204B
control
0
0
0
0
0
0
00 = reserved
11 = enable
0x00
0x27A
SPORT over
JESD204B
input
selection
0
0
0
0
0
0
Peak
detector
0 =
disabled
1 =
enabled
0
0x00
DDC Function Registers (See the Digital Downconverter (DDC) Section)
0x300
DDC synch
control
0
0
0
DDC NCO
soft reset
0 = normal
operation
1 = reset
0
0
Synchronization mode
(triggered by SYSREF±)
00 = disabled
01 = continuous
11 = 1-shot
Rev. 0 | Page 69 of 77



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com