Electronic Components Datasheet Search
  English  ▼

X  

TUSB3410 Datasheet(PDF) 57 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB3410
Description  USB TO SERIAL PORT CONTROLLER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB3410 Datasheet(HTML) 57 Page - Texas Instruments

Back Button TUSB3410 Datasheet HTML 53Page - Texas Instruments TUSB3410 Datasheet HTML 54Page - Texas Instruments TUSB3410 Datasheet HTML 55Page - Texas Instruments TUSB3410 Datasheet HTML 56Page - Texas Instruments TUSB3410 Datasheet HTML 57Page - Texas Instruments TUSB3410 Datasheet HTML 58Page - Texas Instruments TUSB3410 Datasheet HTML 59Page - Texas Instruments TUSB3410 Datasheet HTML 60Page - Texas Instruments TUSB3410 Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 92 page
background image
7–11
64-Byte
Y-Buffer
64-Byte
X-Buffer
DMA
DMACDR
UBM
X/Y
48
Receiver
Halt on Error or Time-Out
RDR: 32-Byte FIFO
RTS/DTR = 1
or Xoff Transmitted
RTS/DTR = 0
or Xon Transmitted
Xoff/Xon
CTS/DTR = 1/0
64-Byte
Y-Buffer
64-Byte
X-Buffer
DMA
DMACDR
SIN
SOUT
TDR
Pause/Run
Host
Figure 7–2. Receiver/Transmitter Data Flow
7.2.2
Hardware Flow Control
Figure 7–3 illustrates the connection necessary to achieve hardware flow control. The CTS and RTS signals are
provided for this purpose. Auto CTS and auto RTS (and Xon/Xoff) can be enabled/disabled independently by
programming the FCRL register.
TUSB3410
SIN
RTS
SOUT
CTS
External Device
SOUT
CTS
SIN
RTS
Figure 7–3. Auto Flow Control Interconnect
7.2.3
Auto RTS (Receiver Control)
In this mode, the RTS output pin signals the receiver-FIFO status to an external device. The RTS output signal is
controlled by the high- and low-level marks of the FIFO. When the high-level mark is reached, RTS goes high,
signaling to an external sending device to halt its transfer. Conversely, when the low-level mark is reached, RTS goes
low, signaling to an external sending device to resume its transfer.
Data transfer from the FIFO to the X-/Y-buffer is performed by the DMA controller. See OUT transaction (TUSB3410
to host) for DMA transfer-termination condition.
7.2.4
Auto CTS (Transmitter Control)
In this mode, the CTS input pin controls the transfer from internal buffer (X or Y) to the TDR. When the DMA controller
transfers data from the Y-buffer to the TDR and the CTS input pin goes high, the DMA controller is suspended until
CTS goes low. Meanwhile, the UBM is transferring data from the host to the X-buffer. When CTS goes low, the DMA
resumes the transfer. Data transfer continues alternating between the X- and Y-buffers, without MCU intervention.
See OUT transaction (TUSB3410 to host) for DMA transfer-termination condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com