| Electronic Components Datasheet Search |
|
TUSB3410 Datasheet(PDF) 66 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB3410 Datasheet(HTML) 66 Page - Texas Instruments |
|
66 / 92 page ![]() 10–2 10.1.2 I2CADR: I2C Address Register (Addr:FFF3) This register holds the device address and the read/write command bit. 765 4 3 2 1 0 A6 A5 A4 A3 A2 A1 A0 R/W R/W R/W R/W R/W R/W R/W R/W R/W BIT NAME RESET FUNCTION 0 R/W 0 Read/write command bit R/W = 0 R/W = 1 Write operation Read operation 7–1 A[6:0] 0h Seven address bits for device addressing 10.1.3 I2CDAI: I2C Data-Input Register (Addr:FFF2) This register holds the received data from an external device. 765 4 3 2 1 0 D7 D6 D5 D4 D3 D2 D1 D0 R/O R/O R/O R/O R/O R/O R/O R/O BIT NAME RESET FUNCTION 7–0 D[7:0] 0 8-bit input data from an I2C device 10.1.4 I2CDAO: I2C Data-Output Register (Addr:FFF1) This register holds the data to be transmitted to an external device. Writing to this register starts the transfer on the SDA line. 765 4 3 2 1 0 D7 D6 D5 D4 D3 D2 D1 D0 W/O W/O W/O W/O W/O W/O W/O W/O BIT NAME RESET FUNCTION 7–0 D[7:0] 0 8-bit output data to an I2C device 10.2 Random-Read Operation A random read requires a dummy byte-write sequence to load in the data word address. Once the device-address word and the data-word address are clocked out and acknowledged by the device, the MCU starts a current-address sequence. The following describes the sequence of events to accomplish this transaction. Device Address + EPROM [High Byte] • The MCU sets I2CSTA[SRD] = 0. This forces the I2C controller not to generate a stop condition after the contents of the I2CDAI register are received. • The MCU sets I2CSTA[SWR] = 0. This forces the I2C controller not to generate a stop condition after the contents of the I2CDAO register are transmitted. • The MCU writes the device address (R/W bit = 0) to the I2CADR register (write operation) • The MCU writes the high byte of the E2PROM address into the I2CDAO register (this starts the transfer on the SDA line). • The TXE bit in the I2CSTA register is cleared (indicates busy). • The content of the I2CADR register is transmitted to E2PROM (preceded by start condition on SDA). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |