AM1705DPTP3 datasheet(2/165 Pages) TI1

2 / 165 page

AM1705

SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014

www.ti.com

1.2

Applications

•

Industrial Automation

•

Test and Measurement

•

Home Automation

•

Portable Data Terminals

1.3

Description

The device is a low-power ARM microprocessor based on an ARM926EJ-S.

The device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs)

to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and

high processing performance life through the maximum flexibility of a fully integrated mixed processor

solution.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and

processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and

memory system can operate continuously.

The ARM core has a coprocessor 15 (CP15), protection module, and data and program memory

management units (MMUs) with table look-aside buffers. The ARM core has separate 16KB of instruction

and 16-KB data caches. Both memory blocks are four-way associative with virtual index virtual tag (VIVT).

The ARM core also has 8KB of RAM (Vector Table) and 64KB of ROM.

The peripheral set includes: a 10/100 Mbps Ethernet MAC (EMAC) with a management data input/output

(MDIO) module; two I2C Bus interfaces; 3 multichannel audio serial port (McASP) with serializers and

FIFO buffers; two 64-bit general-purpose timers each configurable (one configurable as watchdog); up to 8

banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation

modes, multiplexed with other peripherals; three UART interfaces (one with both RTS and CTS); three

enhanced high-resolution pulse width modulator (eHRPWM) peripherals; three 32-bit enhanced capture

(eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width

modulator (APWM) outputs; two 32-bit enhanced quadrature encoded pulse (eQEP) peripherals; and 2

external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower

memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the device and the

network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half-

or full-duplex mode. Additionally, an MDIO interface is available for PHY configuration.

The I2C, SPI, and USB2.0 ports allow the device to easily control peripheral devices and/or communicate

with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with

external processors. For details on each of the peripherals, see the related sections later in this document

and the associated peripheral reference guides.

The device has a complete set of development tools for the ARM processor. These include C compilers

and a Windows® debugger interface for visibility into source code execution.

Device Information(1)

PART NUMBER

PACKAGE

BODY SIZE

AM1705

HLQFP (176)

24.00 mm x 24.00 mm

(1)

For more information on these devices, see Section 8, Mechanical Packaging and Orderable

Information.

AM1705 ARM Microprocessor

Submit Documentation Feedback

Product Folder Links: AM1705

AM1705DPTP3 Datasheet(PDF) 2 Page - Texas Instruments

AM1705DPTP3 Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL